pymtl / pymtl3-hardfloatLinks
PyMTL3 wrapper of the Berkeley Hardfloat IP
☆10Updated 2 years ago
Alternatives and similar repositories for pymtl3-hardfloat
Users that are interested in pymtl3-hardfloat are comparing it to the libraries listed below
Sorting:
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Next generation CGRA generator☆113Updated this week
- A home for Genesis2 sources.☆42Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆48Updated 10 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- ☆28Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- ☆73Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- ☆67Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- FPU Generator☆20Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Simple single-port AXI memory interface☆45Updated last year
- Public release☆57Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆84Updated 10 months ago