pymtl / pymtl3-hardfloatLinks
PyMTL3 wrapper of the Berkeley Hardfloat IP
☆10Updated 2 years ago
Alternatives and similar repositories for pymtl3-hardfloat
Users that are interested in pymtl3-hardfloat are comparing it to the libraries listed below
Sorting:
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Next generation CGRA generator☆118Updated this week
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆52Updated 10 years ago
- Algorithmic C Machine Learning Library☆26Updated 2 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- A home for Genesis2 sources.☆44Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Open Source PHY v2☆33Updated last year
- Public release☆58Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- Berkeley Analog Generator☆16Updated 6 years ago
- ☆12Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year