StanfordVLSI / Genesis2Links
A home for Genesis2 sources.
☆43Updated 3 months ago
Alternatives and similar repositories for Genesis2
Users that are interested in Genesis2 are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆114Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- FPGA tool performance profiling☆102Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆29Updated last year
- ☆67Updated 2 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 3 weeks ago
- ☆88Updated 2 years ago
- ☆103Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆56Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago