StanfordVLSI / Genesis2
A home for Genesis2 sources.
☆39Updated this week
Alternatives and similar repositories for Genesis2:
Users that are interested in Genesis2 are comparing it to the libraries listed below
- Next generation CGRA generator☆108Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆15Updated 3 years ago
- SoCRocket - Core Repository☆34Updated 7 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆66Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆67Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆46Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- ☆15Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆34Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- ☆39Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago