StanfordVLSI / Genesis2Links
A home for Genesis2 sources.
☆44Updated 6 months ago
Alternatives and similar repositories for Genesis2
Users that are interested in Genesis2 are comparing it to the libraries listed below
Sorting:
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Next generation CGRA generator☆118Updated this week
- ☆68Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Virtio implementation in SystemVerilog☆48Updated 7 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- ☆90Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆33Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 3 months ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago