A home for Genesis2 sources.
☆44Feb 26, 2026Updated this week
Alternatives and similar repositories for Genesis2
Users that are interested in Genesis2 are comparing it to the libraries listed below
Sorting:
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- This Is Indian Country - Spring 2018 Instance☆12Apr 30, 2018Updated 7 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- ☆82Feb 7, 2025Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- BB-Gen: Packet Crafter☆16Aug 2, 2022Updated 3 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Portable NIC Architecture☆60Feb 15, 2024Updated 2 years ago
- ☆62Feb 23, 2026Updated last week
- Network on Chip for MPSoC☆28Updated this week
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆10Jul 11, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month