☆35Nov 6, 2024Updated last year
Alternatives and similar repositories for stellar
Users that are interested in stellar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week
- MICRO 2023 Evaluation Artifact for TeAAL☆13Oct 26, 2023Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆25Oct 31, 2024Updated 2 years ago
- ☆13Mar 14, 2023Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆86Mar 12, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 9 months ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- ☆25Oct 30, 2024Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆47Aug 8, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆45Jun 30, 2024Updated 2 years ago
- ☆92Oct 20, 2026Updated last week
- ☆14Mar 20, 2025Updated last year
- ☆22Oct 13, 2026Updated 2 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 2 weeks ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Learning A Continuous and Reconstructible Latent Space for Hardware Accelerator Design☆12Mar 20, 2023Updated 3 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- ☆74Mar 22, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆21Oct 10, 2024Updated 2 years ago
- ☆20May 1, 2026Updated 5 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- [Mlsys'22] Understanding gnn computational graph: A coordinated computation, io, and memory perspective☆22Sep 11, 2023Updated 3 years ago
- ☆29Feb 26, 2023Updated 3 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- MLIR-in as a compiler stack for ucb-bar☆21Updated this week
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆32Dec 18, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆16Aug 25, 2023Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆534Jul 26, 2026Updated 3 months ago
- MICRO 2024 Evaluation Artifact for FuseMax☆19Aug 26, 2024Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- Fibertree emulator☆16Nov 4, 2024Updated last year