☆35Nov 6, 2024Updated last year
Alternatives and similar repositories for stellar
Users that are interested in stellar are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MICRO 2023 Evaluation Artifact for TeAAL☆11Oct 26, 2023Updated 2 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 4 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆45Jun 30, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated 9 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025☆37Oct 15, 2025Updated 7 months ago
- ☆29Feb 26, 2023Updated 3 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fibertree emulator☆17Nov 4, 2024Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago
- ☆17Mar 26, 2025Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆42Dec 9, 2024Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Aug 28, 2023Updated 2 years ago
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Heterogenous ML accelerator☆22May 5, 2025Updated last year
- [ASICON'25] User-friendly lithography simulation engine for full-chip scale mask optimization☆43Dec 17, 2025Updated 5 months ago
- ☆74Mar 22, 2020Updated 6 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- ☆15Jul 25, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- ☆25Oct 30, 2024Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- Artifact for OSDI'21 GNNAdvisor: An Adaptive and Efficient Runtime System for GNN Acceleration on GPUs.☆71Mar 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆86Apr 26, 2026Updated last month
- ☆53Jan 16, 2025Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆64Jun 27, 2025Updated 11 months ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 3 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆63Dec 3, 2021Updated 4 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago