hngenc / stellar
☆12Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for stellar
- ☆10Updated last year
- ☆38Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated this week
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆21Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- ☆33Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆25Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆64Updated 5 years ago
- EQueue Dialect☆39Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆31Updated 3 years ago
- ☆84Updated 9 months ago
- ☆37Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆57Updated 2 months ago
- ☆27Updated 5 years ago
- agile hardware-software co-design☆46Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago