An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
☆15Apr 25, 2026Updated this week
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- ☆15Jan 25, 2026Updated 3 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆24Feb 15, 2024Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Apr 16, 2026Updated 2 weeks ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- ☆14May 24, 2025Updated 11 months ago
- Primary GIT Repository for the Zephyr Project☆12Apr 23, 2026Updated last week
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 5 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 3 months ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- Analyze experimental data with Programming by Navigation☆17Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 19, 2026Updated last month
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆41Jun 10, 2021Updated 4 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- ☆15Dec 9, 2025Updated 4 months ago
- Low level arithmetic primitives in RTL☆24Apr 3, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- FOSSi Foundation Website☆19Oct 5, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jan 15, 2026Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆127Jul 22, 2021Updated 4 years ago
- A steam era route for Open Rails Train Simulator. Features the Bournemouth UK line timetable☆13Feb 8, 2025Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated 2 weeks ago
- A padring generator for ASICs☆26May 17, 2023Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago