growly / bfgLinks
An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
☆14Updated this week
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below
Sorting:
- Characterizer☆31Updated 2 months ago
- SystemVerilog file list pruner☆16Updated this week
- A configurable SRAM generator☆57Updated 5 months ago
- ☆19Updated last year
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago
- ☆14Updated 8 months ago
- ☆38Updated 3 years ago
- Bitstream Fault Analysis Tool☆15Updated 2 years ago
- ☆33Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- Yosys plugin for logic locking and supply-chain security☆23Updated 9 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated this week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 5 months ago
- ☆20Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- ☆10Updated 2 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated this week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Updated 10 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- KLayout technology files for ASAP7 FinFET educational process☆24Updated 2 years ago