growly / bfgLinks
An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
☆11Updated this week
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below
Sorting:
- A configurable SRAM generator☆53Updated last month
- Characterizer☆29Updated 2 months ago
- ☆18Updated 9 months ago
- ☆32Updated 7 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated 2 months ago
- Interchange formats for chip design.☆31Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆14Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆48Updated last month
- Bitstream Fault Analysis Tool☆14Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- Open source process design kit for 28nm open process☆60Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- ☆47Updated 4 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- ☆38Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 2 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- ☆20Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- Cross EDA Abstraction and Automation☆39Updated 2 weeks ago