An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
☆14Updated this week
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below
Sorting:
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- ☆14May 24, 2025Updated 9 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- ☆16Jan 25, 2026Updated last month
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 20, 2026Updated last week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆18Jan 15, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- ☆19Oct 28, 2024Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆19Jul 4, 2015Updated 10 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Updated this week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- FOSSi Foundation Website☆18Oct 5, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆35Feb 14, 2026Updated 2 weeks ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year