growly / bfgLinks
An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
☆11Updated this week
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- A configurable SRAM generator☆54Updated last month
- ☆18Updated 10 months ago
- ☆32Updated 8 months ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 5 months ago
- Interchange formats for chip design.☆32Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆14Updated 3 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆44Updated 6 months ago
- Bitstream Fault Analysis Tool☆15Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆14Updated last month
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated this week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 2 weeks ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆24Updated 2 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- ☆55Updated last year
- An automatic clock gating utility☆50Updated 5 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- Open-source PDK version manager☆24Updated this week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆15Updated 5 months ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated 2 years ago
- ☆31Updated last year