An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics
☆21Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for bfg
Users that are interested in bfg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆15Jan 15, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆42Oct 16, 2026Updated last week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Updated this week
- ☆16Jan 25, 2026Updated 9 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- Space CACD☆11Oct 16, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- A modular hardware abstraction library☆53Updated this week
- SystemVerilog file list pruner☆19Oct 19, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- FOSSi Foundation Website☆19Oct 5, 2024Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- ☆13Nov 18, 2024Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆83Oct 16, 2026Updated last week
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 8 months ago
- Primary GIT Repository for the Zephyr Project☆13Updated this week
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 6 years ago
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆62Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆248Updated this week
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 5 years ago
- KianV GF180 ASIC runs ulinux, linux and XV6☆17Jan 15, 2026Updated 9 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆42Jun 10, 2021Updated 5 years ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- ☆14Jan 21, 2026Updated 9 months ago