laforest / OctavoLinks
Verilog FPGA Parts Library. Old Octavo soft-CPU project.
☆75Updated 6 years ago
Alternatives and similar repositories for Octavo
Users that are interested in Octavo are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- OpenFPGA☆34Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 8 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- Yosys Plugins☆21Updated 6 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated last year