Verilog FPGA Parts Library. Old Octavo soft-CPU project.
☆76Apr 2, 2019Updated 6 years ago
Alternatives and similar repositories for Octavo
Users that are interested in Octavo are comparing it to the libraries listed below
Sorting:
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- A utility for Composing FPGA designs from Peripherals☆186Dec 23, 2024Updated last year
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- Connectal is a framework for software-driven hardware development.☆177Oct 16, 2023Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago