laforest/Octavo external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

laforest/Octavo

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/laforest/Octavo)

Close

laforest / OctavoView on GitHubMore

• External links
• Readme badge

Verilog FPGA Parts Library. Old Octavo soft-CPU project.

☆76Apr 2, 2019Updated 6 years ago

Alternatives and similar repositories for Octavo

Users that are interested in Octavo are comparing it to the libraries listed below

• daveshah1 / ElasticC

  View on GitHub
  lightweight open HLS for FPGA rapid prototyping
  ☆20Mar 22, 2018Updated 7 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• warclab / idea

  View on GitHub
  iDEA FPGA Soft Processor
  ☆17Jun 9, 2016Updated 9 years ago
• bwitherspoon / rv32cpu

  View on GitHub
  A RISC-V processor
  ☆15Dec 11, 2018Updated 7 years ago
• terpstra / opa

  View on GitHub
  Open Processor Architecture
  ☆26Apr 7, 2016Updated 9 years ago
• hgomersall / Ovenbird

  View on GitHub
  A tool for merging the MyHDL workflow with Vivado
  ☆20May 13, 2020Updated 5 years ago
• kbeckmann / pergola_projects

  View on GitHub
  My pergola FPGA projects
  ☆30Jun 23, 2021Updated 4 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 6 years ago
• KestrelComputer / polaris

  View on GitHub
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Feb 24, 2023Updated 3 years ago
• janrinze / miniatom

  View on GitHub
  Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard
  ☆11Apr 30, 2023Updated 2 years ago
• whitequark / icefloorplan

  View on GitHub
  iCE40 floorplan viewer
  ☆24Jun 23, 2018Updated 7 years ago
• whitequark / Boneless-CPU

  View on GitHub
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Feb 20, 2025Updated last year
• gregdavill / litex-hyperram

  View on GitHub
  Standard HyperRAM core for ECP5 written in Litex/Migen
  ☆14Dec 6, 2019Updated 6 years ago
• hgomersall / Veriutils

  View on GitHub
  Verification Utilities for MyHDL
  ☆17Oct 26, 2023Updated 2 years ago
• m-labs / nmigen-stdio

  View on GitHub
  Industry standard I/O for nMigen
  ☆12Apr 23, 2020Updated 5 years ago
• twlostow / urv-core

  View on GitHub
  uRV RISC-V core
  ☆19Sep 29, 2015Updated 10 years ago
• xobs / coriolis

  View on GitHub
  An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.
  ☆10Aug 31, 2018Updated 7 years ago
• dirjud / Nitro-Parts-lib-Xilinx

  View on GitHub
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆34Jul 15, 2024Updated last year
• mmicko / grom8

  View on GitHub
  GROM-8 CPU
  ☆20Dec 17, 2017Updated 8 years ago
• featherweight-ip / fwrisc

  View on GitHub
  Featherweight RISC-V implementation
  ☆53Jan 17, 2022Updated 4 years ago
• lawrie / up5k-demos

  View on GitHub
  ice40 UltraPlus demos
  ☆16Oct 4, 2019Updated 6 years ago
• space-tudelft / cacd

  View on GitHub
  Space CACD
  ☆11Oct 16, 2019Updated 6 years ago
• The-OpenROAD-Project-Attic / Resizer

  View on GitHub
  ☆15Oct 24, 2019Updated 6 years ago
• ZipCPU / wbhyperram

  View on GitHub
  A cross platform, formally verified, open source, hyperRAM controller with simulator
  ☆14Feb 22, 2019Updated 7 years ago
• no2fpga / no2ice40

  View on GitHub
  Misc iCE40 specific cores
  ☆14Feb 13, 2023Updated 3 years ago
• mballance / fwrisc-s

  View on GitHub
  ☆10Nov 8, 2019Updated 6 years ago
• lmEshoo / sp-i586

  View on GitHub
  soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…
  ☆34Dec 11, 2016Updated 9 years ago
• jeanthom / gram

  View on GitHub
  DDR3 controller for nMigen (WIP)
  ☆14Dec 25, 2023Updated 2 years ago
• drom / atom-hide

  View on GitHub
  Atom Hardware IDE
  ☆13May 4, 2021Updated 4 years ago
• lambdaconcept / lambdaUSB

  View on GitHub
  A configurable USB 2.0 device core
  ☆32Jun 12, 2020Updated 5 years ago
• RoaLogic / adv_dbg_if

  View on GitHub
  Universal Advanced JTAG Debug Interface
  ☆17May 10, 2024Updated last year
• ZipCPU / autofpga

  View on GitHub
  A utility for Composing FPGA designs from Peripherals
  ☆187Dec 23, 2024Updated last year
• SubProto / icestick-vga-test

  View on GitHub
  Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools
  ☆21Oct 8, 2016Updated 9 years ago
• JohnDMcMaster / project2064

  View on GitHub
  XC2064 bitstream documentation
  ☆18Sep 24, 2018Updated 7 years ago
• SpinalHDL / SpinalBaseProject-OLD-

  View on GitHub
  ☆11Dec 18, 2017Updated 8 years ago
• cambridgehackers / connectal

  View on GitHub
  Connectal is a framework for software-driven hardware development.
  ☆178Oct 16, 2023Updated 2 years ago
• oxidecomputer / cobalt

  View on GitHub
  A collection of common Bluespec interfaces/modules.
  ☆103Apr 19, 2024Updated last year
• rbkettlewell / trollstigen-fpga

  View on GitHub
  Open source fpga project leveraging vtr CAD flow.
  ☆26Mar 4, 2023Updated 3 years ago
• litex-hub / litehyperbus

  View on GitHub
  Small footprint and configurable HyperBus core
  ☆14Jul 6, 2022Updated 3 years ago