laforest / OctavoLinks
Verilog FPGA Parts Library. Old Octavo soft-CPU project.
☆75Updated 6 years ago
Alternatives and similar repositories for Octavo
Users that are interested in Octavo are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- OpenFPGA☆34Updated 7 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year