Xilinx Unisim Library in Verilog
☆90Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for XilinxUnisimLibrary
Users that are interested in XilinxUnisimLibrary are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆60Jul 4, 2022Updated 3 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Jun 2, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Tool for decoding mask programmed PLAs from die shots☆22Jun 16, 2020Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- VHDL related news.☆27Updated this week
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- A fault-injection framework using Chisel and FIRRTL☆38Sep 17, 2025Updated 8 months ago