Xilinx Unisim Library in Verilog
☆93Jul 22, 2020Updated 6 years ago
Alternatives and similar repositories for XilinxUnisimLibrary
Users that are interested in XilinxUnisimLibrary are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- ☆64Jul 4, 2022Updated 4 years ago
- Tool for decoding mask programmed PLAs from die shots☆23Jun 16, 2020Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆45Updated this week
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago