Xilinx Unisim Library in Verilog
☆86Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for XilinxUnisimLibrary
Users that are interested in XilinxUnisimLibrary are comparing it to the libraries listed below
Sorting:
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆463Sep 13, 2024Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- ☆59Jul 4, 2022Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA☆207Feb 28, 2019Updated 7 years ago