A bit-serial CPU
☆20Sep 29, 2019Updated 7 years ago
Alternatives and similar repositories for seqpu
Users that are interested in seqpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- There are many RISC V projects on iCE40. This one is mine.☆16Jun 25, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 2 weeks ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 8 months ago
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆20Nov 26, 2024Updated last year
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- this folder contains different algorithms implemented on FPGA☆13Dec 30, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Oct 19, 2026Updated last week
- Alliance VLSI CAD Tools (LIP6)☆24Aug 28, 2026Updated 2 months ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- A small, fast, integer-only texture mapped software renderer optimized for a Motorola 68000 processor.☆26Sep 3, 2022Updated 4 years ago
- ☆26Sep 27, 2018Updated 8 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago