ganeshgore / spydrnet-physicalLinks
This is a SpyDrNet Plugin for a physical design related transformations
☆12Updated 2 weeks ago
Alternatives and similar repositories for spydrnet-physical
Users that are interested in spydrnet-physical are comparing it to the libraries listed below
Sorting:
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆24Updated 4 years ago
- Python/Simulator integration using procedure calls☆10Updated 5 years ago
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- IP-XACT XML binding library☆16Updated 8 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆17Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Python interface for cross-calling with HDL☆32Updated last week
- Provides automation scripts for building BFMs☆16Updated last month
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆24Updated 3 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆31Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- ☆20Updated 3 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- ☆44Updated 5 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Updated 5 months ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆18Updated 3 weeks ago
- Cross EDA Abstraction and Automation☆38Updated last week
- SVA examples and demonstration☆16Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆16Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated last year
- ☆22Updated this week
- SystemVerilog FSM generator☆32Updated last year
- ☆10Updated last year
- Main repo for Go2UVM source code, examples and apps☆20Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year