This is a SpyDrNet Plugin for a physical design related transformations
☆16Jun 13, 2025Updated 8 months ago
Alternatives and similar repositories for spydrnet-physical
Users that are interested in spydrnet-physical are comparing it to the libraries listed below
Sorting:
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated last month
- Layout Editor in browser☆14Jan 19, 2016Updated 10 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- ☆20Jun 18, 2022Updated 3 years ago
- EDIF netlist checker tool☆27Oct 24, 2022Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- CVA6 softcore contest☆22Mar 2, 2026Updated last week
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Mar 2, 2026Updated last week
- Parasitic Extraction for KLayout☆39Mar 2, 2026Updated last week
- ☆31Oct 2, 2023Updated 2 years ago
- Online Thesis achieve system where students can Register after and admin will Verify them. After being verified then can upload their The…☆10Jan 1, 2022Updated 4 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- KLayout Web Viewer☆33Feb 21, 2025Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Verilog hardware abstraction library☆46Mar 2, 2026Updated last week
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Apr 3, 2023Updated 2 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- Python interface for cross-calling with HDL☆48Mar 2, 2026Updated last week
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Mar 1, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 7 months ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago