The-OpenROAD-Project / TritonCTSLinks
Source codes and calibration scripts for clock tree synthesis
☆40Updated 5 years ago
Alternatives and similar repositories for TritonCTS
Users that are interested in TritonCTS are comparing it to the libraries listed below
Sorting:
- ☆44Updated 6 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 6 years ago
- ☆33Updated 6 years ago
- ☆20Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Macro placement tool for OpenROAD flow☆25Updated 5 years ago
- Open Source PHY v2☆33Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open source process design kit for 28nm open process☆72Updated last year
- Open Source Detailed Placement engine☆12Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆68Updated 3 years ago
- A configurable SRAM generator☆58Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- ☆19Updated last year
- ☆15Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Updated 6 years ago