The-OpenROAD-Project / TritonCTS
Source codes and calibration scripts for clock tree synthesis
☆39Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for TritonCTS
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 4 years ago
- ☆39Updated 4 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆20Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆29Updated 4 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- A LEF/DEF Utility.☆27Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- Open Source PHY v2☆25Updated 6 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆46Updated this week
- Open Source Detailed Placement engine☆34Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- ☆13Updated 5 years ago
- ☆19Updated 3 years ago
- ☆17Updated 3 weeks ago
- ☆36Updated 7 months ago
- Open source process design kit for 28nm open process☆45Updated 6 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago