The-OpenROAD-Project / TritonCTSLinks
Source codes and calibration scripts for clock tree synthesis
☆40Updated 5 years ago
Alternatives and similar repositories for TritonCTS
Users that are interested in TritonCTS are comparing it to the libraries listed below
Sorting:
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆20Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆44Updated 5 years ago
- ☆33Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- Open Source PHY v2☆29Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- Open source process design kit for 28nm open process☆60Updated last year
- EDA physical synthesis optimization kit☆60Updated last year
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Open Source Detailed Placement engine☆12Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆15Updated 5 years ago
- A LEF/DEF Utility.☆31Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A configurable SRAM generator☆53Updated last week
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆18Updated 9 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago