Source codes and calibration scripts for clock tree synthesis
☆40Feb 18, 2020Updated 6 years ago
Alternatives and similar repositories for TritonCTS
Users that are interested in TritonCTS are comparing it to the libraries listed below
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- OpenSTA engine☆552Updated this week
- gnucap mirror (read only)☆31Feb 7, 2026Updated 3 weeks ago
- ☆16Jul 16, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Logic synthesis and ABC based optimization☆52Feb 6, 2026Updated 3 weeks ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆24May 30, 2024Updated last year
- ☆33Jan 24, 2020Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆114Feb 2, 2021Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- ☆24Dec 16, 2020Updated 5 years ago