Alternatives and similar repositories for f4pga-sdf-timing

Users that are interested in f4pga-sdf-timing are comparing it to the libraries listed below

• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• The-OpenROAD-Project / OpenROAD-Cloud

  View on GitHub
  The source code that empowers OpenROAD Cloud
  ☆12Jun 29, 2020Updated 5 years ago
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software

  View on GitHub
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆14Jun 6, 2019Updated 6 years ago
• YosysHQ / padring

  View on GitHub
  A padring generator for ASICs
  ☆25May 17, 2023Updated 2 years ago
• The-OpenROAD-Project-Attic / OpenROAD-Utilities

  View on GitHub
  Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project
  ☆20Aug 20, 2019Updated 6 years ago
• chipsalliance / f4pga-bitstream-viewer

  View on GitHub
  Tool for graphically viewing FPGA bitstream files and their connection to FASM features.
  ☆17Apr 6, 2022Updated 3 years ago
• f4pga / icestorm

  View on GitHub
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆34Jan 22, 2022Updated 4 years ago
• mattvenn / logLUTs

  View on GitHub
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Oct 24, 2023Updated 2 years ago
• iDoka / hdl-secded-producer

  View on GitHub
  MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
  ☆11Dec 27, 2022Updated 3 years ago
• hdl / symbolator

  View on GitHub
  Generate symbols from HDL components/modules
  ☆22Feb 6, 2023Updated 3 years ago
• a2k-hanlon / linter-veriloghdl

  View on GitHub
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Jul 12, 2023Updated 2 years ago
• The-OpenROAD-Project / alpha-release

  View on GitHub
  Builds, flow and designs for the alpha release
  ☆54Dec 18, 2019Updated 6 years ago
• YosysHQ / sby-gui

  View on GitHub
  GUI for SymbiYosys
  ☆17Oct 13, 2025Updated 4 months ago
• kendryte / caffe-workspace

  View on GitHub
  ☆11Jan 21, 2019Updated 7 years ago
• The-OpenROAD-Project / OpenDP

  View on GitHub
  Open Source Detailed Placement engine
  ☆12Feb 19, 2020Updated 5 years ago
• verilog-to-routing / libsdcparse

  View on GitHub
  ☆12Feb 6, 2026Updated last week
• google / bbcpu

  View on GitHub
  ☆17Nov 25, 2017Updated 8 years ago
• chipsalliance / rocket-pcb

  View on GitHub
  PCB libraries and templates for rocket-chip based FPGA/ASIC designs
  ☆15Feb 6, 2025Updated last year
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• YosysHQ / prjtrellis-db

  View on GitHub
  Project Trellis database
  ☆14Sep 15, 2025Updated 5 months ago
• chipsalliance / rocket

  View on GitHub
  The working draft to split rocket core out from rocket chip
  ☆14Dec 22, 2023Updated 2 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• iamkrvikash / OpenSRAM

  View on GitHub
  SRAM Design using OpenSource Applications
  ☆24Jul 16, 2021Updated 4 years ago
• chipsalliance / fpga-tool-perf

  View on GitHub
  FPGA tool performance profiling
  ☆105Feb 24, 2024Updated last year
• diadatp / nasti-ddrx-mc

  View on GitHub
  NASTI slave compliant DDRx memory controller.
  ☆11Aug 5, 2016Updated 9 years ago
• aomtoku / hdmi-ts

  View on GitHub
  hdmi-ts Project
  ☆13Jun 11, 2017Updated 8 years ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / aes-128_pipelined_encryption

  View on GitHub
  AES-128 Encryption
  ☆10Jul 17, 2014Updated 11 years ago
• MarsTechHAN / kenBuild

  View on GitHub
  kenDryte K210 Cloud Build Support
  ☆11Oct 24, 2018Updated 7 years ago
• Wren6991 / HyperRam

  View on GitHub
  simple hyperram controller
  ☆12Feb 10, 2019Updated 7 years ago
• TsaiAnson / verif

  View on GitHub
  ☆12May 20, 2021Updated 4 years ago
• apertus-open-source-cinema / axiom-micro-gateware

  View on GitHub
  gateware for the main fpga, including a hispi decoder and image processing
  ☆13Sep 27, 2018Updated 7 years ago
• cornell-brg / pymtl-tutorial-isca2019

  View on GitHub
  Code for PyMTL Tutorial @ ISCA 2019
  ☆11Jun 22, 2019Updated 6 years ago
• CMU-SAFARI / NOCulator

  View on GitHub
  NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…
  ☆29Feb 6, 2023Updated 3 years ago
• TUM-LIS / lisnoc

  View on GitHub
  LIS Network-on-Chip Implementation
  ☆34Aug 29, 2016Updated 9 years ago
• eda-ricercatore / Lombardia-STIL

  View on GitHub
  A C++ -based STIL parser.
  ☆12Apr 29, 2021Updated 4 years ago
• frobino / Nostrum-SystemC-simulator

  View on GitHub
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Apr 20, 2014Updated 11 years ago
• jkorinth / chisel-packaging

  View on GitHub
  IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
  ☆11Dec 5, 2018Updated 7 years ago
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated 3 weeks ago