litex-hub / litespiLinks
Small footprint and configurable SPI core
☆45Updated last week
Alternatives and similar repositories for litespi
Users that are interested in litespi are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ☆44Updated 7 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- ☆45Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- ☆22Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Nitro USB FPGA core☆86Updated last year
- PicoRV☆43Updated 5 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆31Updated last year
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- VHDL library 4 FPGAs☆181Updated last week