litex-hub / litespi
Small footprint and configurable SPI core
☆39Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for litespi
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆36Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- ☆43Updated last year
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- ☆22Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Low-cost ECP5 FPGA development board☆76Updated 4 years ago
- A padring generator for ASICs☆22Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Ultimate ECP5 development board☆102Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- PMOD boards for ULX3S☆40Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 7 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- ☆20Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- ☆43Updated 7 months ago
- Nitro USB FPGA core☆83Updated 8 months ago
- ☆40Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago