litex-hub / litespi
Small footprint and configurable SPI core
☆41Updated 2 months ago
Alternatives and similar repositories for litespi:
Users that are interested in litespi are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆56Updated 3 weeks ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- ☆22Updated 3 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- ☆45Updated 2 years ago
- 妖刀夢渡☆59Updated 5 years ago
- Nitro USB FPGA core☆84Updated last year
- ☆44Updated last week
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 2 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ice40 USB Analyzer☆58Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Collection of projects for various FPGA development boards☆44Updated 10 months ago
- Small footprint and configurable JESD204B core☆41Updated 2 months ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- I want to learn [n]Migen.☆40Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago