Small footprint and configurable SPI core
☆46Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for litespi
Users that are interested in litespi are comparing it to the libraries listed below
Sorting:
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- LiteX boards files☆465Updated this week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated last month
- Small footprint and configurable Ethernet core☆277Feb 11, 2026Updated 3 weeks ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 9 months ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- ☆63Jul 21, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Jtag parsing scripts☆10Oct 14, 2023Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- reverse engineering the canon 5D mark II (5D2) image sensor☆33May 27, 2025Updated 9 months ago
- EasyNIC: an easy-to-use host interface for network cards☆43May 30, 2018Updated 7 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 2 weeks ago