litex-hub / litespiLinks
Small footprint and configurable SPI core
☆46Updated 3 weeks ago
Alternatives and similar repositories for litespi
Users that are interested in litespi are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆44Updated 8 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆41Updated 5 years ago
- ☆45Updated 2 years ago
- ☆22Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆46Updated 2 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- sample VCD files☆39Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- VHDL library 4 FPGAs☆181Updated last week
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago