litex-hub / litespiLinks
Small footprint and configurable SPI core
☆42Updated last month
Alternatives and similar repositories for litespi
Users that are interested in litespi are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆44Updated 5 months ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- ☆23Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- ☆45Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆96Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Nitro USB FPGA core☆87Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆20Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆95Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year