litex-hub / litespiLinks
Small footprint and configurable SPI core
☆46Updated this week
Alternatives and similar repositories for litespi
Users that are interested in litespi are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- ☆44Updated 9 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- ☆22Updated 3 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated 11 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- ☆45Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- ☆42Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- sample VCD files☆39Updated 2 months ago
- VHDL library 4 FPGAs☆182Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- Utilities for working with a Wishbone bus in an embedded device☆47Updated 3 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆20Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Small footprint and configurable JESD204B core☆49Updated 2 months ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆74Updated 3 months ago