alexforencich / xfcpView external linksLinks
Extensible FPGA control platform
☆61Apr 28, 2023Updated 2 years ago
Alternatives and similar repositories for xfcp
Users that are interested in xfcp are comparing it to the libraries listed below
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- ☆12Feb 6, 2026Updated last week
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 5 months ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- IPbus Builder Tool☆14Feb 4, 2026Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Feb 5, 2026Updated last week
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated 11 months ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆48Feb 6, 2026Updated last week
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Oct 3, 2019Updated 6 years ago
- Verilog digital signal processing components☆170Oct 30, 2022Updated 3 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- synthesizable FFT IP block for FPGA designs☆32Apr 16, 2019Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated last year
- Verilog AXI stream components for FPGA implementation☆859Feb 27, 2025Updated 11 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Dec 23, 2025Updated last month
- ☆20Mar 1, 2021Updated 4 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- PCIe analyzer experiments☆65May 21, 2020Updated 5 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Distributed Accelerator OS☆63Apr 6, 2022Updated 3 years ago
- Semiconductor diode laser current driver☆10Nov 14, 2022Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago