The-OpenROAD-Project / OpenDB
Database and Tool Framework for EDA
☆108Updated 3 years ago
Alternatives and similar repositories for OpenDB:
Users that are interested in OpenDB are comparing it to the libraries listed below
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- UCSD Detailed Router☆82Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 7 months ago
- DATC RDF☆49Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆54Updated 2 years ago
- IDEA project source files☆101Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 5 months ago
- VLSI EDA Global Router☆70Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last week
- EDA physical synthesis optimization kit☆50Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- Open Source Detailed Placement engine☆35Updated 5 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- ☆55Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆129Updated 3 months ago
- A Standalone Structural Verilog Parser☆86Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆55Updated 3 months ago
- ☆101Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- RePlAce global placement tool☆220Updated 4 years ago