The-OpenROAD-Project / OpenDBLinks
Database and Tool Framework for EDA
☆116Updated 4 years ago
Alternatives and similar repositories for OpenDB
Users that are interested in OpenDB are comparing it to the libraries listed below
Sorting:
- UCSD Detailed Router☆88Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆170Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- DATC RDF☆50Updated 4 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- IDEA project source files☆106Updated 7 months ago
- A parallel global router using the Galois framework☆29Updated last year
- Delay Calculation ToolKit☆31Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆24Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆149Updated 2 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- ☆71Updated this week
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- RePlAce global placement tool☆234Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago