Database and Tool Framework for EDA
☆125Jan 25, 2021Updated 5 years ago
Alternatives and similar repositories for OpenDB
Users that are interested in OpenDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- RePlAce global placement tool☆252Aug 13, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- OpenSTA engine☆582Updated this week
- ☆15Oct 24, 2019Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆38Jul 6, 2023Updated 2 years ago
- ☆27Dec 16, 2020Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆147Feb 27, 2023Updated 3 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,669May 12, 2026Updated last week
- EDA physical synthesis optimization kit☆67Nov 13, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- ☆20Oct 28, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆60Aug 7, 2022Updated 3 years ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Dec 8, 2022Updated 3 years ago
- Deep learning toolkit-enabled VLSI placement☆994Apr 24, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆317Mar 6, 2026Updated 2 months ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- VLSI EDA Global Router☆83Feb 15, 2026Updated 3 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆115Mar 9, 2024Updated 2 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 2 months ago
- A complete open-source design-for-testing (DFT) Solution☆189Aug 30, 2025Updated 8 months ago