The-OpenROAD-Project / OpenDBLinks
Database and Tool Framework for EDA
☆118Updated 4 years ago
Alternatives and similar repositories for OpenDB
Users that are interested in OpenDB are comparing it to the libraries listed below
Sorting:
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- ☆82Updated this week
- Delay Calculation ToolKit☆32Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- EDA physical synthesis optimization kit☆60Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆105Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- ☆25Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 7 months ago
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- A LEF/DEF Utility.☆31Updated 6 years ago
- IDEA project source files☆108Updated 2 weeks ago
- RePlAce global placement tool☆237Updated 5 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago