Database and Tool Framework for EDA
☆123Jan 25, 2021Updated 5 years ago
Alternatives and similar repositories for OpenDB
Users that are interested in OpenDB are comparing it to the libraries listed below
Sorting:
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- OpenSTA engine☆552Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- ☆15Oct 24, 2019Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- ☆19Oct 28, 2024Updated last year
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,432Feb 19, 2026Updated last week
- ☆24Dec 16, 2020Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Feb 20, 2026Updated last week
- A complete open-source design-for-testing (DFT) Solution☆180Aug 30, 2025Updated 5 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated last week
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- ☆13Feb 13, 2021Updated 5 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Dec 8, 2022Updated 3 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago