lnis-uofu / TIGFET-10nm-PDK
An open source PDK using TIGFET 10nm devices.
☆48Updated 2 years ago
Alternatives and similar repositories for TIGFET-10nm-PDK:
Users that are interested in TIGFET-10nm-PDK are comparing it to the libraries listed below
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆31Updated 2 months ago
- ☆41Updated 5 years ago
- ☆36Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- Open Source PHY v2☆26Updated 10 months ago
- A configurable SRAM generator☆47Updated 2 months ago
- ☆16Updated 2 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆22Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆40Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆37Updated last week
- SKY130 SRAM macros generated by SRAM 22☆14Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Characterizer☆21Updated 7 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 4 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Open Analog Design Environment☆23Updated last year
- BAG framework☆40Updated 8 months ago
- ☆22Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago