hdl / containersLinks
Building and deploying container images for open source electronic design automation (EDA)
☆116Updated last year
Alternatives and similar repositories for containers
Users that are interested in containers are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- ☆85Updated 2 weeks ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆47Updated 3 years ago
- A JSON library implemented in VHDL.☆79Updated 3 years ago
- A curated list of awesome resources for HDL design and verification☆162Updated last week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- SystemVerilog frontend for Yosys☆166Updated last week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- ☆38Updated 3 years ago
- WAL enables programmable waveform analysis.☆160Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆74Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- An automatic clock gating utility☆50Updated 6 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- FPGA tool performance profiling☆102Updated last year
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- A command-line tool for displaying vcd waveforms.☆63Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year