Building and deploying container images for open source electronic design automation (EDA)
☆121Oct 3, 2024Updated last year
Alternatives and similar repositories for containers
Users that are interested in containers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A curated list of awesome resources for HDL design and verification☆170Apr 3, 2026Updated last week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Style guide enforcement for VHDL☆236Feb 5, 2026Updated 2 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆52Updated this week
- VHDL plugin for RgGen☆15Apr 1, 2026Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- ☆20May 5, 2020Updated 5 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- GUI editor for hardware description designs☆30Jul 11, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated last month
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- VHDL synthesis (based on ghdl)☆357Mar 14, 2026Updated 3 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Streaming based VHDL parser.☆85Jul 15, 2024Updated last year
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- ☆26Mar 17, 2026Updated 3 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago