hdl / containersLinks
Building and deploying container images for open source electronic design automation (EDA)
☆113Updated 8 months ago
Alternatives and similar repositories for containers
Users that are interested in containers are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- ☆79Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- FuseSoC standard core library☆139Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆44Updated 8 months ago
- A command-line tool for displaying vcd waveforms.☆58Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆54Updated this week
- ☆95Updated last year
- Announcements related to Verilator☆39Updated 5 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- An automatic clock gating utility☆48Updated last month
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- A curated list of awesome resources for HDL design and verification☆150Updated this week
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆58Updated 6 months ago
- ☆44Updated 2 months ago
- Raptor end-to-end FPGA Compiler and GUI☆78Updated 5 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- ☆31Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago