hdl / containersLinks
Building and deploying container images for open source electronic design automation (EDA)
☆114Updated 8 months ago
Alternatives and similar repositories for containers
Users that are interested in containers are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- FuseSoC standard core library☆143Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆128Updated this week
- ☆79Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- A curated list of awesome resources for HDL design and verification☆151Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated last week
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆64Updated this week
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- Announcements related to Verilator☆39Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- SystemVerilog synthesis tool☆198Updated 3 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆79Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆172Updated last year
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Streaming based VHDL parser.☆84Updated 11 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆36Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆48Updated this week
- ☆96Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆45Updated last year
- RISC-V Nox core☆64Updated 3 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆48Updated last year