SymbiFlow / vtr-verilog-to-routingLinks
SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆38Updated 10 months ago
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆54Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated last week
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- ☆44Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- ☆66Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆25Updated 3 years ago
- ☆36Updated 2 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week