SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆39Aug 21, 2024Updated last year
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆26Mar 27, 2020Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 3, 2026Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Aug 30, 2024Updated last year
- DC-SCM LTPI Reference Implementation☆22Jan 13, 2026Updated 5 months ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- FOSS Flow For FPGA☆440Jan 6, 2025Updated last year
- A support library for building hierarchies of composable 2nd-level schedulers. It uses parlib as its backend.☆15Jun 12, 2017Updated 9 years ago
- FlexNote App☆17Mar 30, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Jun 2, 2026Updated 2 weeks ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆308Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- ☆16Jun 13, 2021Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 13 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- ☆13May 8, 2025Updated last year
- Abstract type and interface definition for quantum circuit blocks.☆17Nov 9, 2021Updated 4 years ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago