SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆39Aug 21, 2024Updated last year
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- ☆13Updated this week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- internship☆10Sep 1, 2017Updated 8 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- Example designs showing different ways to use F4PGA toolchains.☆286Mar 27, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Mar 3, 2026Updated last week
- Abstract type and interface definition for quantum circuit blocks.☆17Nov 9, 2021Updated 4 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 12 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Project to build and test seL4 for many different platforms☆17Updated this week
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Mar 1, 2026Updated last week
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Blockchain, basic implementation in go☆16Oct 3, 2017Updated 8 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- ☆25Mar 27, 2020Updated 5 years ago