SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆39Aug 21, 2024Updated 2 years ago
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆42Mar 19, 2024Updated 2 years ago
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26Mar 27, 2020Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 6 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Documentation for F4PGA☆29Oct 3, 2023Updated 2 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Project X-Ray Database: XC7 Series☆77Dec 14, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,271Updated this week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- A support library for building hierarchies of composable 2nd-level schedulers. It uses parlib as its backend.☆17Jun 12, 2017Updated 9 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆314Updated this week
- ☆14Jun 21, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆86Feb 9, 2022Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- ☆16Aug 21, 2019Updated 7 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- internship☆10Sep 1, 2017Updated 9 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Network components (NIC, Switch) for FireBox☆20Oct 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Abstract type and interface definition for quantum circuit blocks.☆17Nov 9, 2021Updated 4 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 10 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 5 months ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 6 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago