SymbiFlow / vtr-verilog-to-routingLinks
SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆38Updated last year
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- ☆44Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆112Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 11 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆63Updated 6 years ago
- OpenFPGA☆33Updated 7 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago