SymbiFlow / vtr-verilog-to-routingLinks
SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆38Updated 11 months ago
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆112Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- ☆56Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- FPGA tool performance profiling☆102Updated last year
- ☆64Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- ☆38Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Mathematical Functions in Verilog☆93Updated 4 years ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- ☆33Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆43Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago