Alternatives and similar repositories for alpha-release:

Users that are interested in alpha-release are comparing it to the libraries listed below

• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆49Updated 4 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆35Updated 2 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 8 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆57Updated 10 months ago
• idea-fasoc / fasoc
  ☆54Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆46Updated this week
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated 11 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆90Updated 3 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last week
• aolofsson / IDEA
  ☆34Updated 5 years ago
• pulp-platform / cheshire-ihp130-o
  ☆35Updated 2 weeks ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆106Updated 5 months ago
• pkuzjx / eda-collection
  ☆103Updated 5 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆27Updated 4 years ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated last week
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• aolofsson / POSH
  ☆43Updated 5 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆40Updated 2 years ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆57Updated 3 years ago
• pulp-platform / svase
  ☆31Updated 3 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆88Updated this week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆80Updated last year
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆111Updated this week
• intel / aib-phy-hardware
  ☆66Updated 2 years ago