The-OpenROAD-Project / alpha-releaseLinks
Builds, flow and designs for the alpha release
☆54Updated 5 years ago
Alternatives and similar repositories for alpha-release
Users that are interested in alpha-release are comparing it to the libraries listed below
Sorting:
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆55Updated last year
- An automatic clock gating utility☆50Updated 4 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆66Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆49Updated 4 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆32Updated 7 months ago
- ☆105Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 3 weeks ago
- ☆44Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A configurable SRAM generator☆53Updated this week
- ☆38Updated 3 years ago
- IDEA project source files☆107Updated last week
- BAG framework☆41Updated last year
- Tools for working with circuits as graphs in python☆122Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- ☆112Updated 4 years ago