YosysHQ / yosys-testsView external linksLinks
Collection of test cases for Yosys
☆17Jan 4, 2022Updated 4 years ago
Alternatives and similar repositories for yosys-tests
Users that are interested in yosys-tests are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆12Feb 6, 2026Updated last week
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- Equivalence checking with Yosys☆58Feb 4, 2026Updated last week
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆32Updated this week
- Efficient, header-only graph library for C++17 with a pleasant interface.☆17Jan 22, 2019Updated 7 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Naive Educational RISC V processor☆94Oct 12, 2025Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆31Jan 17, 2020Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- CoAP service for Thread/6LoWPAN stack.☆17Nov 18, 2021Updated 4 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- ☆15Oct 24, 2019Updated 6 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago