Collection of test cases for Yosys
☆18Jan 4, 2022Updated 4 years ago
Alternatives and similar repositories for yosys-tests
Users that are interested in yosys-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆38Oct 29, 2026Updated last week
- ILAng documentation☆12Nov 2, 2025Updated last year
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Naive Educational RISC V processor☆103Oct 12, 2025Updated last year
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆68Updated this week
- ☆15Oct 24, 2019Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Magisk module to make Night Light feature of AOSP more intense☆10Sep 4, 2022Updated 4 years ago
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week