Collection of test cases for Yosys
☆18Jan 4, 2022Updated 4 years ago
Alternatives and similar repositories for yosys-tests
Users that are interested in yosys-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- Project Trellis database☆16Updated this week
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆37Updated this week
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 10 years ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- Equivalence checking with Yosys☆65Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Naive Educational RISC V processor☆102Oct 12, 2025Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- Small footprint and configurable Inter-Chip communication cores☆68Oct 8, 2026Updated last week
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- Magisk module to make Night Light feature of AOSP more intense☆10Sep 4, 2022Updated 4 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago