YosysHQ / yosys-testsLinks
Collection of test cases for Yosys
☆18Updated 3 years ago
Alternatives and similar repositories for yosys-tests
Users that are interested in yosys-tests are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Cross EDA Abstraction and Automation☆39Updated 2 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆33Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- ☆18Updated 4 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆85Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆56Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- CMake based hardware build system☆29Updated last week
- LibreSilicon's Standard Cell Library Generator☆19Updated last year
- Equivalence checking with Yosys☆45Updated this week
- ☆44Updated 5 years ago
- ☆26Updated 4 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆25Updated 2 weeks ago