SymbiFlow / yosysLinks
SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆39Updated last year
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- ☆79Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆20Updated 10 months ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- FuseSoC standard core library☆143Updated 3 weeks ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- CoreScore☆156Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 8 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆78Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- FPGA USB stack written in LiteX☆127Updated 3 years ago
- Ultimate ECP5 development board☆109Updated 5 years ago
- Demo SoC for SiliconCompiler.☆59Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A wishbone controlled scope for FPGA's☆82Updated last year
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago