SymbiFlow / yosysLinks
SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆39Updated last year
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- CoreScore☆157Updated 5 months ago
- nextpnr portable FPGA place and route tool☆20Updated 10 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆79Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated last month
- ☆22Updated 3 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- Ultimate ECP5 development board☆111Updated 6 years ago
- FuseSoC standard core library☆144Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago