SymbiFlow / yosys
SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆37Updated last year
Alternatives and similar repositories for yosys:
Users that are interested in yosys are comparing it to the libraries listed below
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆75Updated 3 years ago
- nextpnr portable FPGA place and route tool☆20Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- CoreScore☆144Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Small footprint and configurable SPI core☆41Updated 2 months ago
- 妖刀夢渡☆59Updated 5 years ago
- ☆77Updated last year
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆173Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Ultimate ECP5 development board☆104Updated 5 years ago
- A wishbone controlled scope for FPGA's☆77Updated last year
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆56Updated last month
- VHDL library 4 FPGAs☆175Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆87Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- An Open Source configuration of the Arty platform☆128Updated last year
- ☆22Updated 3 years ago