SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆41Mar 19, 2024Updated 2 years ago
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- ☆13Jun 21, 2026Updated 2 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Where a Linux sys-admin's perinoid scripts are collected.☆10Feb 3, 2016Updated 10 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Base PCB designs to get your electronics project started quicker☆12Aug 17, 2015Updated 11 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Aug 23, 2026Updated last week
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 7 years ago
- Project Trellis database☆13Sep 15, 2025Updated 11 months ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- Source code for the UoB Computer Science Society web portal☆14Jul 25, 2026Updated last month
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- ☆20Apr 10, 2014Updated 12 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- ☆16Aug 21, 2019Updated 7 years ago
- Python Tool for UVM Testbench Generation☆56May 19, 2024Updated 2 years ago
- Project X-Ray Database: XC7 Series☆77Dec 14, 2021Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆40Feb 18, 2024Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆35Jul 15, 2024Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- ☆26Mar 27, 2020Updated 6 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago