SymbiFlow / yosysLinks
SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆39Updated last year
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆20Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- VHDL library 4 FPGAs☆182Updated last week
- CoreScore☆169Updated 3 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- An Open Source configuration of the Arty platform☆131Updated last year
- FuseSoC standard core library☆150Updated this week
- Ultimate ECP5 development board☆114Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Virtual Development Board☆64Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- PicoRV☆43Updated 5 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- A wishbone controlled scope for FPGA's☆85Updated last year
- Small footprint and configurable SPI core☆46Updated last month
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year