SymbiFlow WIP changes for Yosys Open SYnthesis Suite
☆41Mar 19, 2024Updated last year
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- ☆10Apr 8, 2021Updated 4 years ago
- Where a Linux sys-admin's perinoid scripts are collected.☆10Feb 3, 2016Updated 10 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- Base PCB designs to get your electronics project started quicker☆12Aug 17, 2015Updated 10 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- Project to build and test seL4 for many different platforms☆17Updated this week
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Blockchain, basic implementation in go☆16Oct 3, 2017Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- ☆14Feb 6, 2021Updated 5 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- sel4 benchmarking applications and support library.☆19Dec 18, 2025Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 9 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- Virtual Machine built as a CAmkES component.☆24Aug 15, 2025Updated 6 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 7 years ago
- ☆22May 17, 2020Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago