Alternatives and similar repositories for OpenSTA:

Users that are interested in OpenSTA are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆408Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆610Updated last year
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆317Updated 2 weeks ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆247Updated 2 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆271Updated last week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆207Updated 5 months ago
• ALIGN-analoglayout / ALIGN-public
  ☆295Updated last month
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated last week
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆275Updated last week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆313Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆313Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,078Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated this week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆170Updated 5 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆568Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆891Updated 3 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆616Updated 2 weeks ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆232Updated 11 months ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆529Updated 2 weeks ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆138Updated 2 months ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆280Updated last month
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆517Updated last week
• The-OpenROAD-Project / asap7
  ☆153Updated last month
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆185Updated 7 months ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 4 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆480Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated 2 weeks ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆231Updated 4 years ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆176Updated last week