Alternatives and similar repositories for OpenSTA

Users that are interested in OpenSTA are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆474Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆646Updated last month
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆351Updated last week
• ALIGN-analoglayout / ALIGN-public
  ☆311Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆338Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated last month
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆258Updated last month
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆407Updated 3 weeks ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆237Updated 5 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆217Updated 10 months ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆287Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆598Updated 2 weeks ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 4 years ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆313Updated 6 months ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆248Updated last year
• The-OpenROAD-Project / asap7
  ☆181Updated 5 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆938Updated last month
• ncsu-eda / FreePDK3
  ☆164Updated 3 years ago
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆590Updated this week
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆182Updated 5 years ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆562Updated this week
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆286Updated 3 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆659Updated 2 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆741Updated last year
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆336Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆302Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆229Updated this week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆345Updated 6 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆450Updated 2 months ago