The-OpenROAD-Project / OpenSTALinks
OpenSTA engine
☆490Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below
Sorting:
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆468Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆637Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated last week
- The UVM written in Python☆445Updated 3 weeks ago
- ☆308Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆403Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- RePlAce global placement tool☆236Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- Machine Generated Analog IC Layout☆243Updated last year
- ☆178Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆181Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- Magic VLSI Layout Tool☆557Updated this week
- SystemVerilog to Verilog conversion☆653Updated last month
- Common SystemVerilog components☆642Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- lowRISC Style Guides☆446Updated last month
- EPFL logic synthesis benchmarks☆203Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆595Updated this week
- An open-source EDA infrastructure and tools from netlist to GDS☆404Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆731Updated last year
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- ☆78Updated last week