The-OpenROAD-Project / OpenSTA

Related projects ⓘ

Alternatives and complementary repositories for OpenSTA

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆342Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆570Updated last year
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆291Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆194Updated 3 weeks ago
• ALIGN-analoglayout / ALIGN-public
  ☆267Updated 2 months ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆233Updated last month
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆151Updated 4 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆294Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated last week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆281Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆495Updated this week
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆241Updated 3 weeks ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆836Updated last week
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆215Updated 4 years ago
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆295Updated 2 weeks ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆623Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆236Updated 2 months ago