OpenSTA engine
☆625Sep 28, 2026Updated last week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,155Updated this week
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,960Mar 25, 2026Updated 6 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,235Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆131Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 6 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆757Updated this week
- Yosys Open SYnthesis Suite☆4,790Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆1,055Jul 18, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆237Oct 26, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆147Sep 26, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,740Jul 21, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆206Aug 30, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,151Oct 2, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Magic VLSI Layout Tool☆716Updated this week
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- C++ logic network library☆311Sep 29, 2026Updated last week
- Logic synthesis and ABC based optimization☆60Sep 9, 2026Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆455Updated this week
- ☆15Oct 24, 2019Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,159Updated this week
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- IDEA project source files☆115Apr 15, 2026Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week