OpenSTA engine
☆564Apr 7, 2026Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A High-performance Timing Analysis Tool for VLSI Systems☆695Dec 26, 2025Updated 3 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,564Updated this week
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- ☆108Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,146Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated this week
- Yosys Open SYnthesis Suite☆4,385Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆601Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- RePlAce global placement tool☆249Aug 13, 2020Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆967Feb 19, 2026Updated last month
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Updated this week
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,036Mar 12, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,472Oct 28, 2024Updated last year
- Magic VLSI Layout Tool☆630Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A complete open-source design-for-testing (DFT) Solution☆185Aug 30, 2025Updated 7 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- C++ logic network library☆284Sep 30, 2025Updated 6 months ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- Logic synthesis and ABC based optimization☆55Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated 2 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,073Updated this week
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 10 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆138Jul 20, 2024Updated last year