OpenSTA engine
☆552Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below
Sorting:
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- ☆103Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,293Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆569Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- A complete open-source design-for-testing (DFT) Solution☆180Aug 30, 2025Updated 6 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- Magic VLSI Layout Tool☆618Feb 20, 2026Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆225Oct 26, 2024Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆283Dec 8, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- C++ logic network library☆278Sep 30, 2025Updated 5 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,430Oct 28, 2024Updated last year
- An Open-source FPGA IP Generator☆1,051Updated this week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Updated this week