Alternatives and similar repositories for OpenSTA:

Users that are interested in OpenSTA are comparing it to the libraries listed below

• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆369Updated this week
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆582Updated last year
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆304Updated this week
• ALIGN-analoglayout / ALIGN-public
  ☆277Updated last month
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆240Updated last week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆197Updated 2 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆378Updated last month
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆253Updated 2 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆300Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆264Updated this week
• ucb-art / BAG_framework
  ☆146Updated 2 years ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆857Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,042Updated this week
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆304Updated last month
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆155Updated 4 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆655Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆220Updated 4 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆537Updated last week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆504Updated this week
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆102Updated 3 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆218Updated 8 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆247Updated 10 months ago
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆255Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆285Updated 4 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆125Updated 11 months ago