OpenSTA engine
☆619Sep 16, 2026Updated this week
Alternatives and similar repositories for OpenSTA
Users that are interested in OpenSTA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A High-performance Timing Analysis Tool for VLSI Systems☆716Dec 26, 2025Updated 8 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,111Updated this week
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,939Mar 25, 2026Updated 5 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,225Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆129Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 5 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆745Updated this week
- Yosys Open SYnthesis Suite☆4,759Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,267Updated this week
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆1,052Jul 18, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆62Aug 7, 2022Updated 4 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆142Jul 7, 2026Updated 2 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,713Jul 21, 2026Updated last month
- An abstraction library for interfacing EDA tools☆794Updated this week
- A complete open-source design-for-testing (DFT) Solution☆204Aug 30, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Magic VLSI Layout Tool☆704Updated this week
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- C++ logic network library☆306Aug 29, 2026Updated 3 weeks ago
- Logic synthesis and ABC based optimization☆59Sep 9, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆453Updated this week
- ☆15Oct 24, 2019Updated 6 years ago
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,152Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- IDEA project source files☆115Apr 15, 2026Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆141Jul 20, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week