hdl / symbolator
Generate symbols from HDL components/modules
☆16Updated last year
Related projects: ⓘ
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- A padring generator for ASICs☆22Updated last year
- VHDL dependency analyzer☆21Updated 4 years ago
- Library of reusable VHDL components☆25Updated 6 months ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆18Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆40Updated last week
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- USB virtual model in C++ for Verilog☆26Updated 2 weeks ago
- VHDL related news.☆24Updated this week
- VHDLproc is a VHDL preprocessor☆25Updated 2 years ago
- ☆20Updated last month
- ☆19Updated 4 years ago
- Virtual development board for HDL design☆38Updated last year
- LunaPnR is a place and router for integrated circuits☆40Updated last month
- Extended and external tests for Verilator testing☆14Updated last week
- Cross EDA Abstraction and Automation☆33Updated last week
- A basic documentation generator for Verilog, similar to Doxygen.☆10Updated 8 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆12Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 4 years ago
- VHDL plugin for RgGen☆11Updated 3 months ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆11Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆13Updated this week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 2 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆27Updated this week
- ☆12Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆40Updated 2 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago