Generate symbols from HDL components/modules
☆23Feb 6, 2023Updated 3 years ago
Alternatives and similar repositories for symbolator
Users that are interested in symbolator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆25Mar 1, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆20May 5, 2020Updated 6 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- A website and Python library for determining if two logical statements are equivalent. Uses VHDL syntax and logical operators.☆14Feb 24, 2022Updated 4 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- VHDL related news.☆27Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆43Jul 18, 2026Updated 3 months ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆13Jan 26, 2026Updated 9 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Space CACD☆11Oct 16, 2019Updated 7 years ago
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Aug 7, 2026Updated 2 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Cross EDA Abstraction and Automation☆45Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- ☆17Nov 25, 2017Updated 8 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago