Generate symbols from HDL components/modules
☆22Feb 6, 2023Updated 3 years ago
Alternatives and similar repositories for symbolator
Users that are interested in symbolator are comparing it to the libraries listed below
Sorting:
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- ☆20May 5, 2020Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆23Mar 1, 2024Updated 2 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated 2 months ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆17Nov 25, 2017Updated 8 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated 2 weeks ago
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year