chipsalliance / yosys-f4pga-pluginsView external linksLinks
Plugins for Yosys developed as part of the F4PGA project.
☆83May 14, 2024Updated last year
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below
Sorting:
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An Open-source FPGA IP Generator☆1,050Updated this week
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated last month
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Dec 24, 2020Updated 5 years ago
- ☆17Jan 21, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 7 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆17Aug 5, 2025Updated 6 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- ☆55Jul 22, 2022Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- SystemVerilog frontend for Yosys☆198Feb 8, 2026Updated last week
- SystemVerilog compiler and language services☆948Updated this week
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- ☆17Jul 11, 2021Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year