Plugins for Yosys developed as part of the F4PGA project.
☆83May 14, 2024Updated last year
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- FPGA tool performance profiling☆106Feb 24, 2024Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- An Open-source FPGA IP Generator☆1,068Updated this week
- FOSS Flow For FPGA☆428Jan 6, 2025Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated 2 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 7 months ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- SystemVerilog frontend for Yosys☆211Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆756Updated this week
- This repository contain source code for ngspice and ghdl integration☆34Feb 25, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Tools for working with circuits as graphs in python☆127Nov 17, 2023Updated 2 years ago
- Basic VCD comparison tool, for Verilator testing☆23Feb 24, 2026Updated last month
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 3 weeks ago
- ☆19Jan 21, 2026Updated 2 months ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year