chipsalliance / yosys-f4pga-pluginsLinks
Plugins for Yosys developed as part of the F4PGA project.
☆83Updated last year
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below
Sorting:
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- FPGA tool performance profiling☆102Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- ☆85Updated last week
- Mutation Cover with Yosys (MCY)☆88Updated last week
- SystemVerilog frontend for Yosys☆166Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Framework Open EDA Gui☆69Updated 10 months ago
- ☆38Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆43Updated 7 months ago
- ideas and eda software for vlsi design☆50Updated 2 weeks ago
- Fabric generator and CAD tools.☆197Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Announcements related to Verilator☆41Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- ☆57Updated 6 months ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago