Plugins for Yosys developed as part of the F4PGA project.
☆84May 14, 2024Updated 2 years ago
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Jul 1, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 11 months ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆379Jul 1, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- An Open-source FPGA IP Generator☆1,122Updated this week
- FOSS Flow For FPGA☆444Jan 6, 2025Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Extended and external tests for Verilator testing☆18Jun 24, 2026Updated 2 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 11 months ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- SystemVerilog frontend for Yosys☆233Jun 29, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆774Jun 30, 2026Updated last week
- This repository contain source code for ngspice and ghdl integration☆35Jun 3, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Jun 26, 2026Updated last week
- SystemVerilog compiler and language services☆1,084Updated this week
- ☆19Jun 15, 2026Updated 3 weeks ago
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Jul 2, 2026Updated last week
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year