Alternatives and similar repositories for yosys-f4pga-plugins:

Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below

• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆124Updated 3 weeks ago
• waviousllc / wav-lpddr-hw
  Wavious DDR (WDDR) Physical interface (PHY) Hardware
  ☆99Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆53Updated 2 months ago
• efabless / mpw_precheck
  ☆36Updated 3 months ago
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆79Updated 5 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆102Updated 3 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆138Updated 7 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆155Updated this week
• verilator / verilator-announce
  Announcements related to Verilator
  ☆38Updated 4 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆130Updated last month
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 4 months ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆60Updated 7 months ago
• efabless / caravel_user_project_analog
  ☆45Updated last month
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 10 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆64Updated 9 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆68Updated last week
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆143Updated 2 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆78Updated last month
• shariethernet / Physical-Design-with-OpenLANE-using-SKY130-PDK
  This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…
  ☆40Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 6 months ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆63Updated last month
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆48Updated last month
• lnis-uofu / SOFA
  SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA
  ☆134Updated last year
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆78Updated 2 months ago
• The-OpenROAD-Project / megaboom
  ☆24Updated this week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆65Updated this week