Plugins for Yosys developed as part of the F4PGA project.
☆85May 14, 2024Updated 2 years ago
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 6 months ago
- An Open-source FPGA IP Generator☆1,133Updated this week
- FOSS Flow For FPGA☆447Jan 6, 2025Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Extended and external tests for Verilator testing☆19Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- RTLMeter benchmark suite☆32Jul 21, 2026Updated 3 weeks ago
- This repository contain source code for ngspice and ghdl integration☆35Jun 3, 2026Updated 2 months ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆788Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆17Dec 24, 2020Updated 5 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 7 months ago
- Tools for working with circuits as graphs in python☆130Nov 17, 2023Updated 2 years ago
- SystemVerilog design elaborator into word-level netlist form☆247Updated this week
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 5 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- SystemVerilog compiler and language services☆1,115Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆311Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- pcie datalink layer implementation in verilog/systemverilog☆16May 22, 2026Updated 2 months ago