Plugins for Yosys developed as part of the F4PGA project.
☆85May 14, 2024Updated 2 years ago
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- An Open-source FPGA IP Generator☆1,157Updated this week
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Extended and external tests for Verilator testing☆19Sep 20, 2026Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆42Mar 19, 2024Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- RTLMeter benchmark suite☆33Sep 18, 2026Updated last week
- This repository contain source code for ngspice and ghdl integration☆36Jun 3, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆18Dec 24, 2020Updated 5 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Updated this week
- Tools for working with circuits as graphs in python☆131Nov 17, 2023Updated 2 years ago
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 7 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- SystemVerilog compiler and language services☆1,151Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆314Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago