Plugins for Yosys developed as part of the F4PGA project.
☆84May 14, 2024Updated last year
Alternatives and similar repositories for yosys-f4pga-plugins
Users that are interested in yosys-f4pga-plugins are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 9 months ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,097Updated this week
- FOSS Flow For FPGA☆437Jan 6, 2025Updated last year
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 2 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Extended and external tests for Verilator testing☆18Apr 23, 2026Updated 2 weeks ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 9 months ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated 2 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog frontend for Yosys☆218Updated this week
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (build-environment repo).☆11Jan 13, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ☆24Apr 12, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- This repository contain source code for ngspice and ghdl integration☆35Feb 25, 2026Updated 2 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 2 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated last month
- SystemVerilog compiler and language services☆1,027Updated this week
- ☆19Updated this week
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306Updated this week