chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆62Updated 3 weeks ago
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- high-performance RTL simulator☆186Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- RISC-V Formal Verification Framework☆177Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- ☆58Updated 10 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆255Updated 4 months ago
- A tool for synthesizing Verilog programs☆109Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆183Updated 8 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- FPGA tool performance profiling☆105Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- Generic Register Interface (contains various adapters)☆135Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆125Updated 5 months ago
- Raptor end-to-end FPGA Compiler and GUI☆94Updated last year
- ☆59Updated 3 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆160Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- A Tiny Processor Core☆114Updated 6 months ago