chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆62Updated 2 weeks ago
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- high-performance RTL simulator☆182Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆123Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆118Updated last month
- The multi-core cluster of a PULP system.☆109Updated 2 weeks ago
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- RISC-V Formal Verification Framework☆166Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆149Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆123Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 6 months ago
- FPGA tool performance profiling☆103Updated last year
- ☆114Updated 3 months ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- Hardware generator debugger☆77Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆190Updated last week
- Generic Register Interface (contains various adapters)☆133Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated this week
- A tool for synthesizing Verilog programs☆107Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆166Updated last month