chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆62Updated last week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- high-performance RTL simulator☆180Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- ☆109Updated 2 months ago
- RISC-V Formal Verification Framework☆162Updated this week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Intel Compiler for SystemC☆25Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆225Updated 3 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- A SystemVerilog source file pickler.☆60Updated last year