The specification for the FIRRTL language
☆65May 17, 2026Updated last week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆53Jan 16, 2025Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Feb 13, 2021Updated 5 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- ☆20May 8, 2012Updated 14 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 5 months ago
- Circuit IR Compilers and Tools☆2,129May 19, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 4 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 5 months ago
- ☆20Mar 3, 2026Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆59Oct 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- ☆20Feb 9, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆89Mar 17, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- ☆25Dec 4, 2025Updated 5 months ago
- ☆13May 8, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆318Mar 6, 2026Updated 2 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago