chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆63Updated last week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- high-performance RTL simulator☆173Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- RISC-V Formal Verification Framework☆145Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- The multi-core cluster of a PULP system.☆108Updated this week
- FPGA tool performance profiling☆102Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- ☆107Updated last week
- ☆49Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆172Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆176Updated this week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆130Updated this week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆174Updated this week
- ☆85Updated 2 months ago