The specification for the FIRRTL language
☆62Feb 26, 2026Updated last week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- ☆52Jan 16, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆20Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 26, 2026Updated last week
- Circuit IR Compilers and Tools☆2,050Updated this week
- ☆25Dec 4, 2025Updated 3 months ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- ☆20Feb 9, 2020Updated 6 years ago
- ☆20May 8, 2012Updated 13 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆12May 8, 2025Updated 9 months ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆15Updated this week
- ☆12May 20, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Taiwei-3D-Flow☆42Updated this week
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year