chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆56Updated this week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Hardware generator debugger☆74Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- high-performance RTL simulator☆159Updated 11 months ago
- ☆56Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆44Updated 2 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Simple runtime for Pulp platforms☆48Updated this week
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- ☆31Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago