chipsalliance / firrtl-specLinks
The specification for the FIRRTL language
☆58Updated last week
Alternatives and similar repositories for firrtl-spec
Users that are interested in firrtl-spec are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- high-performance RTL simulator☆168Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- FPGA tool performance profiling☆102Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆111Updated this week
- The multi-core cluster of a PULP system.☆105Updated this week
- FPGA Assembly (FASM) Parser and Generator☆94Updated 2 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆77Updated last year
- Equivalence checking with Yosys☆45Updated this week
- Hardware generator debugger☆74Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- ☆105Updated last month
- ☆56Updated 3 years ago
- RISC-V Formal Verification Framework☆142Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Generic Register Interface (contains various adapters)☆123Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year