Icarus Verilog
☆3,377Mar 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆930Updated this week
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,771Mar 16, 2026Updated last week
- SystemVerilog compiler and language services☆989Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Mar 18, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆778Jun 15, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- The MyHDL development repository☆1,112Apr 10, 2025Updated 11 months ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,138Feb 26, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,132Mar 11, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 3 weeks ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆618Mar 15, 2018Updated 8 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- Digital timing diagram rendering engine☆3,358Jul 10, 2025Updated 8 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,399Updated this week
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Build your hardware, easily!☆3,787Updated this week
- SystemVerilog language server☆567Updated this week