Alternatives and similar repositories for iverilog:

Users that are interested in iverilog are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,685Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,612Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,871Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆692Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,345Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,637Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,234Updated 7 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,442Updated this week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,463Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,360Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆937Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,337Updated 3 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,240Updated 8 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,453Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,555Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,247Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,474Updated last month
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,022Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,191Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,351Updated this week
• myhdl / myhdl
  The MyHDL development repository
  ☆1,060Updated 2 weeks ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,132Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,719Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,045Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,235Updated 2 weeks ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆856Updated 3 years ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆984Updated 5 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,792Updated 3 months ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆670Updated 7 months ago
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,152Updated 2 years ago