Icarus Verilog
☆3,709Nov 1, 2026Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,044Oct 23, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,174Updated this week
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,917Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,795Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- Scala based HDL☆2,054Updated this week
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,249Updated this week
- The MyHDL development repository☆1,131Sep 14, 2026Updated last month
- Build your hardware, easily!☆4,186Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,193Oct 18, 2026Updated 2 weeks ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,244Updated this week
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- Circuit IR Compilers and Tools☆2,269Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,772Jul 21, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Digital timing diagram rendering engine☆3,515Oct 25, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week