Alternatives and similar repositories for iverilog

Users that are interested in iverilog are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,244Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,198Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆883Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,197Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,856Updated last year
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,718Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,951Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,490Updated 2 weeks ago
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,713Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,733Updated this week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,179Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,456Updated 5 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,712Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,574Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,897Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,601Updated 4 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,294Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,711Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,377Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,040Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,376Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,153Updated 7 months ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,969Updated this week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 3 years ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,654Updated 3 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,106Updated 8 months ago
• riscv-software-src / riscv-tests
  ☆1,093Updated 3 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,154Updated 4 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆761Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,498Updated last week