Alternatives and similar repositories for iverilog

Users that are interested in iverilog are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,342Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,272Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆901Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,251Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,762Updated last month
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,928Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,507Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,008Updated last month
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,748Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,918Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,604Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,341Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,196Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,764Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,797Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,633Updated 4 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,485Updated last month
• myhdl / myhdl
  The MyHDL development repository
  ☆1,110Updated 10 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,392Updated last year
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,133Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,715Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,072Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,540Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,047Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated this week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆3,017Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆941Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,175Updated 3 years ago