Alternatives and similar repositories for iverilog

Users that are interested in iverilog are comparing it to the libraries listed below

• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,122Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,174Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆857Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,141Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,679Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,476Updated 3 months ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,766Updated last year
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,674Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,547Updated last week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,908Updated 3 weeks ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,681Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,669Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,358Updated 2 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,871Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,231Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,434Updated 4 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,354Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,162Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,669Updated last month
• myhdl / myhdl
  The MyHDL development repository
  ☆1,100Updated 7 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,006Updated 6 months ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆988Updated last year
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,466Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,138Updated 5 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,572Updated 4 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆796Updated 3 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆877Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,029Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,121Updated 4 years ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆597Updated 7 years ago