Icarus Verilog
☆3,478Jun 1, 2026Updated last week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,654Jun 4, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆981Apr 21, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL 2008/93/87 simulator☆2,827Jun 2, 2026Updated last week
- SystemVerilog compiler and language services☆1,068Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,686Jun 5, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,238Jun 5, 2026Updated last week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- Scala based HDL☆1,996Jun 2, 2026Updated last week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,183Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514Jun 3, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆623Mar 15, 2018Updated 8 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,816Mar 25, 2026Updated 2 months ago
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- Verilog Ethernet components for FPGA implementation☆2,982Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Digital timing diagram rendering engine☆3,425Apr 3, 2026Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,521Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,420May 8, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,325Jan 5, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Build your hardware, easily!☆3,927Updated this week
- SystemVerilog language server☆579Jun 4, 2026Updated last week