Icarus Verilog
☆3,515Jul 3, 2026Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,707Updated this week
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL 2008/93/87 simulator☆2,840Updated this week
- SystemVerilog compiler and language services☆1,078Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- The MyHDL development repository☆1,121Apr 10, 2025Updated last year
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,174Feb 26, 2026Updated 4 months ago
- Rocket Chip Generator☆3,803Jun 2, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,192Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,849Mar 25, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,559Dec 8, 2025Updated 6 months ago
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Digital timing diagram rendering engine☆3,435Jun 13, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,554Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Build your hardware, easily!☆3,969Updated this week
- SystemVerilog language server☆581Jun 26, 2026Updated last week