Icarus Verilog
☆3,592Aug 11, 2026Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,840Updated this week
- Yosys Open SYnthesis Suite☆4,664Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,004Jul 23, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,908Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL 2008/93/87 simulator☆2,860Updated this week
- SystemVerilog compiler and language services☆1,112Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,328Jul 31, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,756Updated this week
- nextpnr portable FPGA place and route tool☆1,725Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Rocket Chip Generator☆3,841Jun 2, 2026Updated 2 months ago
- The MyHDL development repository☆1,125Apr 10, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,642Updated this week
- Scala based HDL☆2,026Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,180Feb 26, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,211Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆626Mar 15, 2018Updated 8 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,064Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,897Mar 25, 2026Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,573Dec 8, 2025Updated 8 months ago
- Verilog Ethernet components for FPGA implementation☆3,064Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- Digital timing diagram rendering engine☆3,460Jul 8, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Build your hardware, easily!☆4,042Aug 6, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,654Aug 5, 2026Updated last week
- SystemVerilog language server☆583Jul 28, 2026Updated 2 weeks ago