Alternatives and similar repositories for iverilog

Users that are interested in iverilog are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,036Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,994Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,065Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆821Updated 2 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,451Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,640Updated last year
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,616Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,132Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,330Updated last year
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,494Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,849Updated last month
• myhdl / myhdl
  The MyHDL development repository
  ☆1,094Updated 4 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,840Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,325Updated this week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,612Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,597Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,142Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,615Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,630Updated 2 months ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,519Updated 3 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆895Updated 4 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,391Updated last month
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,172Updated 2 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,110Updated 3 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,960Updated 3 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆785Updated 2 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆929Updated 9 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆818Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,521Updated 2 months ago