steveicarus / iverilogLinks
Icarus Verilog
☆3,077Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆2,953Updated this week
- Yosys Open SYnthesis Suite☆3,881Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆789Updated this week
- cocotb: Python-based chip (RTL) verification☆2,009Updated this week
- Scala based HDL☆1,799Updated this week
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,537Updated 11 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆721Updated last year
- nextpnr portable FPGA place and route tool☆1,457Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,349Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week
- Verilog library for ASIC and FPGA designers☆1,300Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,110Updated this week
- VHDL 2008/93/87 simulator☆2,575Updated last week
- The MyHDL development repository☆1,083Updated 2 months ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,513Updated this week
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,567Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- Universal utility for programming FPGA☆1,357Updated this week
- Spike, a RISC-V ISA Simulator☆2,726Updated this week
- RISC-V Tools (ISA Simulator and Tests)☆1,168Updated 2 years ago
- VHDL compiler and simulator☆705Updated this week
- Rocket Chip Generator☆3,473Updated 3 weeks ago