Icarus Verilog
☆3,338Feb 25, 2026Updated last week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆918Feb 23, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- SystemVerilog compiler and language services☆968Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Feb 26, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆773Jun 15, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- The MyHDL development repository☆1,113Apr 10, 2025Updated 10 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,124Feb 26, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆616Mar 15, 2018Updated 7 years ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- Build your hardware, easily!☆3,747Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- An Open-source FPGA IP Generator☆1,056Updated this week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago