steveicarus / iverilogLinks
Icarus Verilog
☆3,112Updated 2 weeks ago
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,016Updated this week
- Yosys Open SYnthesis Suite☆3,967Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆809Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,609Updated last year
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- A small, light weight, RISC CPU soft core☆1,439Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,842Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,601Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,483Updated this week
- Scala based HDL☆1,833Updated this week
- Spike, a RISC-V ISA Simulator☆2,780Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,571Updated this week
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,378Updated 3 weeks ago
- Rocket Chip Generator☆3,503Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,949Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week
- Verilog library for ASIC and FPGA designers☆1,322Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,922Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- VHDL 2008/93/87 simulator☆2,602Updated last week
- RISC-V CPU Core (RV32IM)☆1,510Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- The MyHDL development repository☆1,089Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,101Updated 2 months ago
- Universal utility for programming FPGA☆1,377Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,056Updated 10 months ago