Icarus Verilog
☆3,553Jul 21, 2026Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,767Updated this week
- Yosys Open SYnthesis Suite☆4,623Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆993Updated this week
- cocotb: Python-based chip (RTL) verification☆2,451Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDL 2008/93/87 simulator☆2,846Updated this week
- SystemVerilog compiler and language services☆1,093Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- nextpnr portable FPGA place and route tool☆1,711Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,252Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- The MyHDL development repository☆1,122Apr 10, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,608Updated this week
- Scala based HDL☆2,020Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,177Feb 26, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,204Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆625Mar 15, 2018Updated 8 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,869Mar 25, 2026Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,568Dec 8, 2025Updated 7 months ago
- Verilog Ethernet components for FPGA implementation☆3,040Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆382Updated this week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- Digital timing diagram rendering engine☆3,447Jul 8, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 6 months ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,009Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- SystemVerilog language server☆582Updated this week