Icarus Verilog
☆3,654Sep 22, 2026Updated this week
Alternatives and similar repositories for iverilog
Users that are interested in iverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,946Updated this week
- Yosys Open SYnthesis Suite☆4,767Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,020Sep 3, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,515Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,940Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL 2008/93/87 simulator☆2,896Updated this week
- SystemVerilog compiler and language services☆1,147Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,786Updated this week
- nextpnr portable FPGA place and route tool☆1,755Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,268Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆801Jun 15, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- Rocket Chip Generator☆3,868Sep 13, 2026Updated last week
- The MyHDL development repository☆1,131Sep 14, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,721Updated this week
- Scala based HDL☆2,041Updated this week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,187Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,227Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆630Mar 15, 2018Updated 8 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,943Mar 25, 2026Updated 5 months ago
- A small, light weight, RISC CPU soft core☆1,586Updated this week
- Verilog Ethernet components for FPGA implementation☆3,100Feb 27, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital timing diagram rendering engine☆3,496Aug 31, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Hardware Description Languages☆1,175Jul 9, 2026Updated 2 months ago
- Build your hardware, easily!☆4,121Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- SystemVerilog language server☆585Sep 14, 2026Updated last week