Alternatives and similar repositories for iverilog:

Users that are interested in iverilog are comparing it to the libraries listed below

• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,830Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,747Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆754Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,766Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,729Updated 2 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,525Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,416Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,074Updated this week
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,417Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,438Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,512Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,422Updated 9 months ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,862Updated last week
• riscv-software-src / riscv-tools
  RISC-V Tools (ISA Simulator and Tests)
  ☆1,161Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,280Updated last week
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,651Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,022Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆824Updated last week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,239Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆947Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,271Updated 11 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,812Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,015Updated 2 months ago
• riscv-software-src / riscv-tests
  ☆972Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆974Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆906Updated 5 months ago