Alternatives and similar repositories for iverilog

Users that are interested in iverilog are comparing it to the libraries listed below

• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,234Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,282Updated last week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆890Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,218Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,500Updated last month
• myhdl / myhdl
  The MyHDL development repository
  ☆1,109Updated 9 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,593Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,903Updated last week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,725Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,325Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,741Updated 3 weeks ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,385Updated last year
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,889Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,184Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,049Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,979Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,735Updated 3 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,726Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,381Updated 3 weeks ago
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,988Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,516Updated last week
• nickg / nvc
  VHDL compiler and simulator
  ☆769Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,468Updated last week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆842Updated 5 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,755Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆1,000Updated last year
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,535Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,661Updated last week