Alternatives and similar repositories for Cores-SweRV-Support-Package

Users that are interested in Cores-SweRV-Support-Package are comparing it to the libraries listed below

• artecs-group / RVfpga-sim-addons

  View on GitHub
  Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …
  ☆26Jan 8, 2026Updated last month
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• shalan / Chameleon_SoC

  View on GitHub
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Mar 28, 2025Updated 10 months ago
• riscv-software-src / riscv-overlay

  View on GitHub
  The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolcha…
  ☆14May 24, 2022Updated 3 years ago
• slaclab / axi-pcie-core

  View on GitHub
  ☆26Updated this week
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆25Mar 21, 2022Updated 3 years ago
• chipsalliance / VeeRwolf

  View on GitHub
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆335Dec 11, 2024Updated last year
• chipsalliance / verible-linter-action

  View on GitHub
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆36Oct 23, 2024Updated last year
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• chipsalliance / Cores-VeeR-EL2

  View on GitHub
  VeeR EL2 Core
  ☆317Dec 29, 2025Updated last month
• riscv-software-src / riscv-isac

  View on GitHub
  ☆33Nov 4, 2024Updated last year
• SystemRDL / PeakRDL-ipxact

  View on GitHub
  Import and export IP-XACT XML register models
  ☆37Nov 5, 2025Updated 3 months ago
• SchaffHub / RISC-Verdi

  View on GitHub
  Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.
  ☆33Feb 6, 2020Updated 6 years ago
• chipsalliance / VeeR-ISS

  View on GitHub
  ☆151Oct 6, 2023Updated 2 years ago
• xinmeng / metahdl

  View on GitHub
  Language for simplifying parameterized RTL design
  ☆12Nov 6, 2024Updated last year
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• TheKingKerellos / MyLFS

  View on GitHub
  A giant Bash script that builds Linux From Scratch
  ☆12Nov 4, 2024Updated last year
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆12Oct 31, 2019Updated 6 years ago
• hjking / mydotfiles

  View on GitHub
  my rc files
  ☆12Mar 16, 2016Updated 9 years ago
• nickdavidhaynes / FT232H_communication

  View on GitHub
  ☆11Jul 4, 2016Updated 9 years ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆12Aug 7, 2025Updated 6 months ago
• jomonkjoy / PCIe-Controller

  View on GitHub
  PCI Express ® Base Specification Revision 3.0
  ☆13May 23, 2018Updated 7 years ago
• matthiasschweikart / HDL-FSM-Editor

  View on GitHub
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Updated this week
• chipsalliance / Cores-VeeR-EH2

  View on GitHub
  ☆258Dec 22, 2022Updated 3 years ago
• jagger2048 / DSD2PCM

  View on GitHub
  Translates the DSD/DSF file into WAV file written in C for learning,
  ☆11Feb 21, 2019Updated 6 years ago
• Do1e / JPEG-encode

  View on GitHub
  JPEG编解码从零开始实现(python JPEG codec)
  ☆10Jul 29, 2022Updated 3 years ago
• elementum-games / shinobi-chronicles

  View on GitHub
  https://shinobichronicles.com
  ☆12Jan 31, 2026Updated 2 weeks ago
• Silimate / prunefl

  View on GitHub
  SystemVerilog file list pruner
  ☆16Updated this week
• pulp-platform / chimera

  View on GitHub
  ☆19Nov 20, 2025Updated 2 months ago
• UA-RCL / CEDR

  View on GitHub
  ☆12Updated this week
• Doulos / SystemC-Engine

  View on GitHub
  Explore the behavior SystemC kernel event-driven simulator (aka "the engine")
  ☆11Jan 17, 2024Updated 2 years ago
• opensocdebug / osd-hw

  View on GitHub
  Open SoC Debug Hardware Reference Implementation
  ☆16Jul 15, 2019Updated 6 years ago
• nus-comparch / simulation-best-practices

  View on GitHub
  ☆14Oct 30, 2024Updated last year
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆11Apr 21, 2023Updated 2 years ago
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 11 years ago
• pdpdds / ubox_example

  View on GitHub
  msx game development library ubox example
  ☆11Apr 26, 2023Updated 2 years ago
• OpenIC-SIG / HDLBits-Chinese-gitbook

  View on GitHub
  ☆11Nov 24, 2020Updated 5 years ago
• qedsoftware / doxygen-demo

  View on GitHub
  Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.
  ☆13May 20, 2013Updated 12 years ago
• playfulFence / esp-hello-display

  View on GitHub
  Wokwi-example how the display is initialised for different boards
  ☆12Mar 13, 2023Updated 2 years ago