Alternatives and similar repositories for Cores-SweRV-Support-Package

Users that are interested in Cores-SweRV-Support-Package are comparing it to the libraries listed below

• artecs-group / RVfpga-sim-addons

  View on GitHub
  Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …
  ☆26Updated this week
• freecores / divider

  View on GitHub
  Hardware Division Units
  ☆10Jul 17, 2014Updated 11 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• shalan / Chameleon_SoC

  View on GitHub
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Mar 28, 2025Updated 10 months ago
• riscv-software-src / riscv-overlay

  View on GitHub
  The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolcha…
  ☆14May 24, 2022Updated 3 years ago
• slaclab / axi-pcie-core

  View on GitHub
  ☆26Updated this week
• yasnakateb / PipelinedARM

  View on GitHub
  💎 A 32-bit ARM Processor Implementation in Verilog HDL
  ☆25Mar 21, 2022Updated 3 years ago
• chipsalliance / verible-linter-action

  View on GitHub
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆36Oct 23, 2024Updated last year
• freecores / pipelined_fft_256

  View on GitHub
  Pipelined FFT/IFFT 256 points processor
  ☆10Jul 17, 2014Updated 11 years ago
• chipsalliance / Cores-VeeR-EL2

  View on GitHub
  VeeR EL2 Core
  ☆317Dec 29, 2025Updated last month
• navidadelpour / ARM-CPU

  View on GitHub
  ARM-CPU implemented verilog
  ☆29Jan 13, 2024Updated 2 years ago
• riscv-software-src / riscv-isac

  View on GitHub
  ☆33Nov 4, 2024Updated last year
• SystemRDL / PeakRDL-ipxact

  View on GitHub
  Import and export IP-XACT XML register models
  ☆37Nov 5, 2025Updated 3 months ago
• SchaffHub / RISC-Verdi

  View on GitHub
  Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.
  ☆33Feb 6, 2020Updated 6 years ago
• chipsalliance / VeeR-ISS

  View on GitHub
  ☆151Oct 6, 2023Updated 2 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• hjking / mydotfiles

  View on GitHub
  my rc files
  ☆12Mar 16, 2016Updated 9 years ago
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆12Oct 31, 2019Updated 6 years ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆12Aug 7, 2025Updated 6 months ago
• nickdavidhaynes / FT232H_communication

  View on GitHub
  ☆11Jul 4, 2016Updated 9 years ago
• matthiasschweikart / HDL-FSM-Editor

  View on GitHub
  A tool for modeling FSMs by VHDL or Verilog
  ☆11Updated this week
• TheKingKerellos / MyLFS

  View on GitHub
  A giant Bash script that builds Linux From Scratch
  ☆12Nov 4, 2024Updated last year
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• jomonkjoy / PCIe-Controller

  View on GitHub
  PCI Express ® Base Specification Revision 3.0
  ☆13May 23, 2018Updated 7 years ago
• chipsalliance / Cores-VeeR-EH2

  View on GitHub
  ☆258Dec 22, 2022Updated 3 years ago
• nus-comparch / simulation-best-practices

  View on GitHub
  ☆14Oct 30, 2024Updated last year
• JoseIuri / UVM_Python

  View on GitHub
  This repository contains an example of the connection between an UVM Testbench and a Python reference model.
  ☆12Nov 6, 2019Updated 6 years ago
• efabless / ravenna

  View on GitHub
  32-bit RISC-V microcontroller
  ☆12Sep 11, 2021Updated 4 years ago
• junsulee119 / OpenPhoneCameraTrigger

  View on GitHub
  ☆16Dec 25, 2024Updated last year
• jm2000 / RISCV-FPU

  View on GitHub
  Basic floating-point components for RISC-V processors
  ☆11Aug 13, 2017Updated 8 years ago
• shihuihong214 / P2-ViT

  View on GitHub
  ☆10Jun 4, 2024Updated last year
• freecores / udp_ip_stack

  View on GitHub
  1G eth UDP / IP Stack
  ☆10Jul 17, 2014Updated 11 years ago
• Apress / wxpython-recipes

  View on GitHub
  Source code for 'wxPython Recipes' by Mike Driscoll
  ☆11Dec 4, 2017Updated 8 years ago
• pulp-platform / pulp-ethernet

  View on GitHub
  ☆14Mar 26, 2025Updated 10 months ago
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆11Mar 22, 2015Updated 10 years ago
• NerdingAlaska / bb0.2

  View on GitHub
  bb0.2 lives here!
  ☆10Apr 15, 2022Updated 3 years ago
• qedsoftware / doxygen-demo

  View on GitHub
  Demonstration of using Doxygen to generate documentation for C++ code. Credits to Brent Nash.
  ☆13May 20, 2013Updated 12 years ago
• UA-RCL / CEDR

  View on GitHub
  ☆12Updated this week
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago