FuseSoC standard core library
☆164Apr 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- VeeR EL2 Core☆338Updated this week
- CoreScore☆175Nov 14, 2025Updated 6 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆85Sep 7, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Common SystemVerilog components☆751Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,235Apr 17, 2026Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Verilog hardware abstraction library☆53Updated this week
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆270Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆482May 8, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆370Updated this week