FuseSoC standard core library
☆165Apr 28, 2026Updated last month
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- Example LED blinking project for your FPGA dev board of choice☆194Feb 28, 2026Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- CoreScore☆176Updated this week
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 7 months ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆85Sep 7, 2020Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆483May 8, 2026Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆464Updated this week
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Verilog hardware abstraction library☆53May 24, 2026Updated 3 weeks ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- The OpenPiton Platform☆794Feb 25, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Updated this week