FuseSoC standard core library
☆155Mar 2, 2026Updated this week
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆190Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Verilog hardware abstraction library☆46Updated this week
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 3 weeks ago
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- A dependency management tool for hardware projects.☆349Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 26, 2026Updated last week