fusesoc / fusesoc-coresLinks
FuseSoC standard core library
☆146Updated 2 months ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Verilog wishbone components☆117Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- ☆79Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A curated list of awesome resources for HDL design and verification☆156Updated last week
- FPGA tool performance profiling☆102Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- ☆135Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- SpinalHDL Hardware Math Library☆89Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- Announcements related to Verilator☆39Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- Fabric generator and CAD tools.☆193Updated this week
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago