fusesoc / fusesoc-coresLinks
FuseSoC standard core library
☆147Updated 4 months ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below
Sorting:
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Verilog wishbone components☆119Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆85Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆137Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆162Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Naive Educational RISC V processor☆89Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- FPGA tool performance profiling☆102Updated last year
- Control and status register code generator toolchain☆150Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Fabric generator and CAD tools.☆197Updated last week