FuseSoC standard core library
☆170Aug 19, 2026Updated 2 weeks ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Example LED blinking project for your FPGA dev board of choice☆197Feb 28, 2026Updated 6 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EL2 Core☆341Updated this week
- SERV - The SErial RISC-V CPU☆1,879Aug 25, 2026Updated last week
- CoreScore☆178Jun 9, 2026Updated 2 months ago
- A modular hardware abstraction library☆53Aug 3, 2026Updated last month
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆86Sep 7, 2020Updated 5 years ago
- Common SystemVerilog components☆793Aug 21, 2026Updated 2 weeks ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆261Jul 31, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,283Aug 26, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,680Aug 27, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆176Aug 28, 2026Updated last week
- Open Logic FPGA Standard Library☆1,009Updated this week
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,928Updated this week
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- A Linux-capable RISC-V multicore for and by the world☆829Jul 13, 2026Updated last month
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated 3 weeks ago
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- ☆16May 6, 2026Updated 3 months ago