FuseSoC standard core library
☆172Oct 19, 2026Updated 3 weeks ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,488Updated this week
- An abstraction library for interfacing EDA tools☆807Sep 15, 2026Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆342Dec 11, 2024Updated last year
- Example LED blinking project for your FPGA dev board of choice☆199Feb 28, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆142Aug 6, 2026Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,923Aug 25, 2026Updated 2 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Updated this week
- VeeR EL2 Core☆353Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Nov 2, 2026Updated last week
- CoreScore☆180Jun 9, 2026Updated 5 months ago
- A dependency management tool for hardware projects.☆403Oct 22, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Nov 4, 2026Updated last week
- Common SystemVerilog components☆815Sep 18, 2026Updated last month
- ☆16Oct 5, 2026Updated last month
- A modular hardware abstraction library☆53Nov 2, 2026Updated last week
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆479Nov 6, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆291Nov 6, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Linux-capable RISC-V multicore for and by the world☆842Updated this week
- SystemVerilog to Verilog conversion☆762Aug 18, 2026Updated 2 months ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆306Updated this week
- Universal utility for programming FPGA☆1,787Updated this week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆503May 8, 2026Updated 6 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Open Logic FPGA Standard Library☆1,034Updated this week
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- OSVVM Ethernet Library☆10Oct 9, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,754Updated this week
- Code generation tool for control and status registers☆478Sep 11, 2026Updated 2 months ago
- A huge VHDL library for FPGA and digital ASIC development☆484Updated this week
Are these results useful?