FuseSoC standard core library
☆158Mar 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- Example LED blinking project for your FPGA dev board of choice☆191Feb 28, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- VeeR EL2 Core☆323Mar 12, 2026Updated 2 weeks ago
- CoreScore☆173Nov 14, 2025Updated 4 months ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 5 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆248Mar 16, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆450Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆170Mar 20, 2026Updated last week
- Verilog hardware abstraction library☆50Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A dependency management tool for hardware projects.☆357Updated this week