FuseSoC standard core library
☆162Apr 28, 2026Updated last week
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choice☆192Feb 28, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- VeeR EL2 Core☆335Apr 29, 2026Updated last week
- CoreScore☆175Nov 14, 2025Updated 5 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆85Sep 7, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆253Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆457Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- Verilog hardware abstraction library☆50Apr 23, 2026Updated last week
- A curated list of awesome resources for HDL design and verification☆173Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆476Apr 16, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- A dependency management tool for hardware projects.☆365Updated this week