fusesoc / fusesoc-coresView external linksLinks
FuseSoC standard core library
☆153Dec 8, 2025Updated 2 months ago
Alternatives and similar repositories for fusesoc-cores
Users that are interested in fusesoc-cores are comparing it to the libraries listed below
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆190Feb 3, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- A collection of core generators to use with FuseSoC☆17Aug 23, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 7 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆283Mar 27, 2024Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆460May 15, 2025Updated 8 months ago
- The OpenPiton Platform☆766Sep 24, 2025Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆759Feb 6, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated 2 weeks ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Dec 11, 2025Updated 2 months ago
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- A dependency management tool for hardware projects.☆345Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆244Updated this week