chipsalliance / riscv-fw-infrastructureView external linksLinks
SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...
☆30Dec 9, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-fw-infrastructure
Users that are interested in riscv-fw-infrastructure are comparing it to the libraries listed below
Sorting:
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- coursier CLI launchers☆14Jan 7, 2026Updated last month
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Nov 7, 2021Updated 4 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- The Software Overlay TG will specify the requirements for the software overlay feature, both from the FW manager engine and from toolcha…☆14May 24, 2022Updated 3 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆20Oct 19, 2022Updated 3 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆27Apr 24, 2025Updated 9 months ago
- Ratatoskr NoC Simulator☆29Apr 13, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Jan 1, 2022Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- ☆26Jul 27, 2017Updated 8 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Jan 31, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- ☆24Apr 18, 2021Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- Implementation of the SHA256 Algorithm in Verilog☆38Jan 2, 2012Updated 14 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- ☆35Mar 10, 2021Updated 4 years ago