RiscyOO: RISC-V Out-of-Order Processor
☆170Jul 3, 2020Updated 5 years ago
Alternatives and similar repositories for riscy-OOO
Users that are interested in riscy-OOO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,159Feb 21, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- Bluespec BSV HLHDL tutorial☆111Mar 29, 2016Updated 10 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆335Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆377Oct 19, 2023Updated 2 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Mar 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VeeR EL2 Core☆326Mar 12, 2026Updated 2 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆96Oct 17, 2025Updated 5 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆243Mar 4, 2026Updated 3 weeks ago
- The OpenPiton Platform☆779Feb 25, 2026Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆228Aug 25, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆285Feb 20, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Jul 17, 2019Updated 6 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 8 months ago
- MR1 formally verified RISC-V CPU☆58Dec 16, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago
- ☆36Nov 4, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- ☆261Dec 22, 2022Updated 3 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago