RiscyOO: RISC-V Out-of-Order Processor
☆170Jul 3, 2020Updated 6 years ago
Alternatives and similar repositories for riscy-OOO
Users that are interested in riscy-OOO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆92Jul 29, 2019Updated 7 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 4 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- Riscy Processors - Open-Sourced RISC-V Processors☆74Apr 4, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Bluespec BSV HLHDL tutorial☆116Mar 29, 2016Updated 10 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,218Aug 11, 2026Updated last week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆342Jan 23, 2022Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- VeeR EL2 Core☆344Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆111Oct 19, 2018Updated 7 years ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 10 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆252Jul 23, 2026Updated 3 weeks ago
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- The OpenPiton Platform☆810Feb 25, 2026Updated 5 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆183Dec 10, 2025Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆105Jul 3, 2026Updated last month
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆20Jul 17, 2019Updated 7 years ago
- Bluespec Compiler (BSC)☆1,139Aug 3, 2026Updated 2 weeks ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated last year
- MR1 formally verified RISC-V CPU☆59Dec 16, 2018Updated 7 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year