csail-csg / riscy-OOO

Related projects ⓘ

Alternatives and complementary repositories for riscy-OOO

• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆161Updated 3 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆164Updated 3 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆215Updated last month
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆229Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆107Updated 3 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆264Updated last year
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆252Updated this week
• riscv-ovpsim / imperas-riscv-tests
  ☆160Updated 10 months ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆72Updated 5 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated 2 weeks ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆144Updated 2 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆179Updated 2 years ago
• chipsalliance / aib-phy-hardware
  Advanced Interface Bus (AIB) die-to-die hardware open source
  ☆127Updated last month
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆212Updated this week
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆153Updated this week
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆84Updated 5 years ago
• riscv / riscv-CMOs
  ☆81Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆287Updated 5 months ago
• ucb-bar / berkeley-hardfloat
  ☆291Updated last month
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆105Updated 2 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆214Updated last year
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆124Updated 2 years ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆122Updated 4 years ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆224Updated 2 months ago
• BSVLang / Main
  Main page
  ☆126Updated 4 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• chipsalliance / VeeR-ISS
  ☆121Updated last year
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆70Updated last year
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago