mor1kx - an OpenRISC 1000 processor IP core
☆585Jun 6, 2026Updated last week
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆180Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆124Jun 26, 2020Updated 5 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenRISC Tutorials☆50Apr 3, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- newlib OpenRISC development☆27Mar 30, 2025Updated last year
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 10 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆294Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆422Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 5 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,568May 12, 2026Updated last month
- The OpenRISC 1000 architectural simulator☆78Apr 27, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- The OpenPiton Platform☆794Feb 25, 2026Updated 3 months ago
- Various HDL (Verilog) IP Cores☆908Jul 1, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,379Aug 18, 2025Updated 9 months ago
- GPGPU microprocessor architecture☆2,195Nov 8, 2024Updated last year
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GPL v3 2D/3D graphics engine in verilog☆701Aug 31, 2014Updated 11 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- MIPS CPU implemented in Verilog☆650Oct 3, 2017Updated 8 years ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week