openrisc / mor1kxLinks
mor1kx - an OpenRISC 1000 processor IP core
☆556Updated 2 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆872Updated 5 years ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,122Updated 4 months ago
- VeeR EH1 core☆900Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- The OpenPiton Platform☆732Updated 3 weeks ago
- RISC-V CPU Core☆389Updated 3 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆720Updated last month
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- RISC-V Cores, SoC platforms and SoCs☆897Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆444Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last week
- A small, light weight, RISC CPU soft core☆1,465Updated 2 months ago
- OpenRISC 1200 implementation☆172Updated 9 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- Small footprint and configurable DRAM core☆444Updated this week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆363Updated 8 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Random instruction generator for RISC-V processor verification☆1,177Updated 3 weeks ago
- ☆245Updated 2 years ago