mor1kx - an OpenRISC 1000 processor IP core
☆593Jun 6, 2026Updated 4 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆184Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆37Feb 18, 2022Updated 4 years ago
- OpenRISC 1000 port for sourceware.org's src tree (binutils, gdb, newlib, etc.)☆19Mar 12, 2016Updated 10 years ago
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 9 months ago
- newlib OpenRISC development☆27Jul 18, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- OpenRISC Tutorials☆51Jul 18, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 12 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- VeeR EL2 Core☆349Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Development and verification environment for the mor1kx core☆12Dec 29, 2014Updated 11 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- The OpenPiton Platform☆838Updated this week
- GPGPU microprocessor architecture☆2,232Updated this week
- GPL v3 2D/3D graphics engine in verilog☆704Aug 31, 2014Updated 12 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week