mor1kx - an OpenRISC 1000 processor IP core
☆592Jun 6, 2026Updated 3 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆183Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 6 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆37Feb 18, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenRISC Tutorials☆50Jul 18, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- newlib OpenRISC development☆27Jul 18, 2026Updated 2 months ago
- VeeR EL2 Core☆345Updated this week
- RISC-V CPU Core☆450Jun 24, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 8 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- Rocket Chip Generator☆3,868Sep 13, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,413Aug 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GPGPU microprocessor architecture☆2,224Nov 8, 2024Updated last year
- GPL v3 2D/3D graphics engine in verilog☆703Aug 31, 2014Updated 12 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,202Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- MIPS CPU implemented in Verilog☆658Oct 3, 2017Updated 8 years ago
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week