openrisc / mor1kxLinks
mor1kx - an OpenRISC 1000 processor IP core
☆554Updated last month
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below
Sorting:
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆873Updated 5 years ago
- RISC-V CPU Core☆387Updated 3 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- VeeR EH1 core☆898Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- educational microarchitectures for risc-v isa☆719Updated last month
- The OpenPiton Platform☆730Updated last week
- RISC-V Cores, SoC platforms and SoCs☆898Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- Flexible Intermediate Representation for RTL☆748Updated last year
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- OpenRISC 1200 implementation☆174Updated 9 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- Small footprint and configurable DRAM core☆436Updated 3 months ago
- Working Draft of the RISC-V Debug Specification Standard☆496Updated 2 weeks ago
- An open-source microcontroller system based on RISC-V☆976Updated last year
- ☆244Updated 2 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- Linux on LiteX-VexRiscv☆659Updated 2 weeks ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago