mor1kx - an OpenRISC 1000 processor IP core
☆583Aug 21, 2025Updated 8 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆180Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆35Feb 18, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆979Nov 15, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenRISC Tutorials☆50Apr 3, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- newlib OpenRISC development☆27Mar 30, 2025Updated last year
- VeeR EL2 Core☆335Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 9 months ago
- VeeR EH1 core☆938May 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- RISC-V CPU Core☆426Jun 24, 2025Updated 10 months ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Apr 27, 2026Updated last week
- The OpenRISC 1000 architectural simulator☆78Apr 27, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- Various HDL (Verilog) IP Cores☆895Jul 1, 2021Updated 4 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,369Aug 18, 2025Updated 8 months ago
- GPGPU microprocessor architecture☆2,189Nov 8, 2024Updated last year
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GPL v3 2D/3D graphics engine in verilog☆698Aug 31, 2014Updated 11 years ago
- LatticeMico32 soft processor☆105Oct 10, 2014Updated 11 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- MIPS CPU implemented in Verilog☆646Oct 3, 2017Updated 8 years ago