mor1kx - an OpenRISC 1000 processor IP core
☆593Jun 6, 2026Updated 4 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆184Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆126Jun 26, 2020Updated 6 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆37Feb 18, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,592Sep 16, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- OpenRISC Tutorials☆51Jul 18, 2026Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,390Sep 7, 2026Updated last month
- newlib OpenRISC development☆27Jul 18, 2026Updated 2 months ago
- VeeR EL2 Core☆346Updated this week
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆697Jul 16, 2025Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,157Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 9 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Updated this week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,285Updated this week
- The OpenRISC 1000 architectural simulator☆80Apr 27, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- Rocket Chip Generator☆3,885Sep 13, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Various HDL (Verilog) IP Cores☆935Jul 1, 2021Updated 5 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,105Updated this week
- WISHBONE Builder☆15Sep 10, 2016Updated 10 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,426Aug 18, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- GPL v3 2D/3D graphics engine in verilog☆703Aug 31, 2014Updated 12 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- MIPS CPU implemented in Verilog☆660Oct 3, 2017Updated 9 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week