mor1kx - an OpenRISC 1000 processor IP core
☆578Aug 21, 2025Updated 7 months ago
Alternatives and similar repositories for mor1kx
Users that are interested in mor1kx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenRISC 1200 implementation☆179Nov 11, 2015Updated 10 years ago
- Core description files for FuseSoC☆125Jun 26, 2020Updated 5 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆36Feb 18, 2022Updated 4 years ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- OpenRISC Tutorials☆48Mar 14, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- newlib OpenRISC development☆27Mar 30, 2025Updated 11 months ago
- VeeR EL2 Core☆323Mar 12, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆685Jul 16, 2025Updated 8 months ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- VeeR EH1 core☆931May 29, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V CPU Core☆417Jun 24, 2025Updated 9 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆418Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- The OpenRISC 1000 architectural simulator☆77Apr 27, 2025Updated 10 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- The OpenPiton Platform☆777Feb 25, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Various HDL (Verilog) IP Cores☆879Jul 1, 2021Updated 4 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,351Aug 18, 2025Updated 7 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- GPL v3 2D/3D graphics engine in verilog☆691Aug 31, 2014Updated 11 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Mar 18, 2026Updated last week
- MIPS CPU implemented in Verilog☆645Oct 3, 2017Updated 8 years ago