klessydra / T13xLinks
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆45Updated last year
Alternatives and similar repositories for T13x
Users that are interested in T13x are comparing it to the libraries listed below
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- Python Model of the RISC-V ISA☆57Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- FPGA tool performance profiling☆102Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago