klessydra / T13xLinks
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆46Updated last year
Alternatives and similar repositories for T13x
Users that are interested in T13x are comparing it to the libraries listed below
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Simple runtime for Pulp platforms☆49Updated this week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- ☆56Updated 3 years ago