klessydra / T13xLinks
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆46Updated last year
Alternatives and similar repositories for T13x
Users that are interested in T13x are comparing it to the libraries listed below
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated 2 months ago
- A SystemVerilog source file pickler.☆60Updated 10 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago
- Demo SoC for SiliconCompiler.☆60Updated last week
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆110Updated last month
- RISC-V Nox core☆68Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆86Updated 11 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Next generation CGRA generator☆114Updated this week
- Mutation Cover with Yosys (MCY)☆87Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated 2 years ago