klessydra / T13xLinks
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆46Updated 11 months ago
Alternatives and similar repositories for T13x
Users that are interested in T13x are comparing it to the libraries listed below
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- The multi-core cluster of a PULP system.☆105Updated last week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- A SystemVerilog source file pickler.☆59Updated 9 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 4 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆34Updated last month
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆90Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Simple runtime for Pulp platforms☆48Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- ☆85Updated last month
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Generic Register Interface (contains various adapters)☆123Updated last month
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- ☆56Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- The specification for the FIRRTL language☆59Updated last week
- ☆47Updated 4 months ago