klessydra / T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆43Updated 3 weeks ago
Related projects: ⓘ
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆79Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆57Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆25Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆66Updated 4 months ago
- Simple runtime for Pulp platforms☆33Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 3 months ago
- The multi-core cluster of a PULP system.☆55Updated this week
- MR1 formally verified RISC-V CPU☆50Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆76Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated 4 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆93Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆22Updated 3 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- ☆31Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆95Updated last week
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- ☆35Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆148Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆61Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆78Updated 8 months ago