An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆53Aug 24, 2024Updated 2 years ago
Alternatives and similar repositories for T13x
Users that are interested in T13x are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Oct 4, 2026Updated last month
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated last year
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- "Okiedokie" by Soopadoopa☆14Aug 22, 2020Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆28Jul 30, 2026Updated 3 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 6 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆82Oct 1, 2022Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Updated this week
- Pushing the bf16 multiplication clock frequency to the max on the nominal corner on IHP 130nm 5L node.☆17Mar 29, 2026Updated 7 months ago
- TinyBasic interpreted by custom microcoded CPU☆13Oct 26, 2026Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- MR1 formally verified RISC-V CPU☆60Dec 16, 2018Updated 7 years ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VeeR EH2 core☆283Oct 6, 2026Updated last month
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆53Aug 12, 2022Updated 4 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆23Jun 29, 2016Updated 10 years ago
- Converts ELF files to HEX files that are suitable for Verilog's readmemh.☆95Jan 26, 2022Updated 4 years ago
- Amoeba by Excess☆18Jun 7, 2022Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆94Jul 29, 2019Updated 7 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 9 years ago
- ☆16Sep 14, 2020Updated 6 years ago
- A configurable processing element for deep neural network accelerators☆10Sep 22, 2018Updated 8 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- ☆11Jun 29, 2021Updated 5 years ago