klessydra / T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆45Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for T13x
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated this week
- ☆32Updated 2 weeks ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- ☆80Updated last month
- Generic Register Interface (contains various adapters)☆100Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆89Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated 3 weeks ago
- A SystemVerilog source file pickler.☆51Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 6 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆131Updated 3 weeks ago
- ☆75Updated 2 years ago