klessydra / T13x
An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support for 3-5 way superscalar execution. The core is pin-to-pin compatible with the RISCY cores from PULP
☆47Updated 7 months ago
Alternatives and similar repositories for T13x:
Users that are interested in T13x are comparing it to the libraries listed below
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- ☆32Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆35Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- Simple runtime for Pulp platforms☆42Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆83Updated last week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- The multi-core cluster of a PULP system.☆89Updated 2 weeks ago
- An open-source custom cache generator.☆33Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆32Updated this week
- The specification for the FIRRTL language☆52Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆35Updated this week
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago