Alternatives and similar repositories for salt

Users that are interested in salt are comparing it to the libraries listed below

• en9inerd / SimAn

  View on GitHub
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆12Jan 7, 2026Updated last month
• RsynTeam / rsyn-x

  View on GitHub
  Rsyn – An Extensible Physical Synthesis Framework
  ☆137Jul 20, 2024Updated last year
• cuhk-eda / dr-cu

  View on GitHub
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆142Mar 20, 2023Updated 2 years ago
• cuhk-eda / cu-gr

  View on GitHub
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆142Feb 27, 2023Updated 2 years ago
• cuhk-eda / REST

  View on GitHub
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆59Apr 22, 2022Updated 3 years ago
• AUCOHL / OGRE

  View on GitHub
  Global Router Built for ICCAD Contest 2019
  ☆34Mar 20, 2020Updated 5 years ago
• abk-openroad / BST-DME

  View on GitHub
  Bounded-Skew DME v1.3
  ☆15Aug 3, 2018Updated 7 years ago
• luckyrantanplan / nthu-route

  View on GitHub
  VLSI EDA Global Router
  ☆80Jan 22, 2018Updated 8 years ago
• jiegec / maze-routing

  View on GitHub
  Implementation of several grid routers in Rust
  ☆13Oct 21, 2025Updated 3 months ago
• shininglion / rectilinear_spanning_graph

  View on GitHub
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆10Aug 22, 2015Updated 10 years ago
• levibyte / pyqt_genetic_algo

  View on GitHub
  genetic algorithm usage for routing optimization ( pyqt )
  ☆15Mar 24, 2019Updated 6 years ago
• cuhk-eda / Xplace

  View on GitHub
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆157Jan 16, 2026Updated 3 weeks ago
• limbo018 / Limbo

  View on GitHub
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆190May 19, 2025Updated 8 months ago
• cuhk-eda / CULS

  View on GitHub
  GPU-based logic synthesis tool
  ☆97Nov 27, 2025Updated 2 months ago
• x-epic / EpicFV

  View on GitHub
  ☆20Mar 1, 2021Updated 4 years ago
• YihuiCalm / Digital_Design_Flow

  View on GitHub
  Scripts for Digital Design flow control.
  ☆16Oct 30, 2025Updated 3 months ago
• cuhk-eda / GCS-Timer

  View on GitHub
  ☆26Dec 8, 2025Updated 2 months ago
• cibyr / lefdef

  View on GitHub
  Library Exchange Format (LEF) and Design Exchange Format (DEF)
  ☆24Aug 13, 2020Updated 5 years ago
• recurme / Mixed-Cell-Height_legalizer

  View on GitHub
  ☆13Jul 19, 2024Updated last year
• nakultirumalai / VLSIPlacement

  View on GitHub
  Code for new techniques of VLSI placement
  ☆13Oct 11, 2013Updated 12 years ago
• ispras / sydr-benchmark

  View on GitHub
  Sydr benchmark applications
  ☆17Jul 25, 2022Updated 3 years ago
• limbo018 / OpenTimer

  View on GitHub
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆10Feb 11, 2021Updated 5 years ago
• andrsmllr / magic_vlsi_examples

  View on GitHub
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆30Mar 9, 2021Updated 4 years ago
• JamesLMilner / lee-algorithm-js

  View on GitHub
  A version of the Lee Algorithm implemented in JavaScript
  ☆26Dec 12, 2019Updated 6 years ago
• ieee-ceda-datc / RDF-2019

  View on GitHub
  DATC RDF
  ☆49Jul 31, 2020Updated 5 years ago
• jar-ben / mustool

  View on GitHub
  ☆14Jun 18, 2023Updated 2 years ago
• jix / flussab

  View on GitHub
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆15Nov 19, 2024Updated last year
• dokelung / minickt

  View on GitHub
  Analyzer and simulator of logic circuit
  ☆15May 8, 2017Updated 8 years ago
• Coloquinte / Coloquinte_placement

  View on GitHub
  An analytical VLSI placer
  ☆31Nov 22, 2021Updated 4 years ago
• rubund / graywolf

  View on GitHub
  ☆115Feb 2, 2021Updated 5 years ago
• cuhk-eda / cu-gr-2

  View on GitHub
  ☆50Jan 3, 2024Updated 2 years ago
• twweeb / VLSI-Physical-Design-Automation

  View on GitHub
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆50Jan 23, 2021Updated 5 years ago
• cuhk-eda / ripple

  View on GitHub
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆31Feb 25, 2022Updated 3 years ago
• OpenTimer / Parser-SPEF

  View on GitHub
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆59Aug 7, 2022Updated 3 years ago
• EDAAC / EDAAC

  View on GitHub
  EDA Analytics Central
  ☆17Dec 8, 2022Updated 3 years ago
• jacky860226 / nthu-route

  View on GitHub
  nthu-route 2.11
  ☆14Aug 5, 2019Updated 6 years ago
• ywtseng / NTUPlacement

  View on GitHub
  ☆14Oct 23, 2018Updated 7 years ago
• The-OpenROAD-Project-Attic / FastRoute

  View on GitHub
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆60Aug 10, 2020Updated 5 years ago
• The-OpenROAD-Project / PcbRouter

  View on GitHub
  ☆36Jul 23, 2020Updated 5 years ago