Steiner Shallow-Light Tree for VLSI Routing
☆63Jul 11, 2024Updated last year
Alternatives and similar repositories for salt
Users that are interested in salt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆60Apr 22, 2022Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 3 months ago
- VLSI EDA Global Router☆82Feb 15, 2026Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆159Jan 16, 2026Updated 3 months ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated 11 months ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated last week
- GPU-based logic synthesis tool☆101Mar 31, 2026Updated 2 weeks ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- ☆26Dec 8, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- nthu-route 2.11☆14Aug 5, 2019Updated 6 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- ☆52Jan 3, 2024Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.