chengengjie / salt
Steiner Shallow-Light Tree for VLSI Routing
☆48Updated 6 months ago
Alternatives and similar repositories for salt:
Users that are interested in salt are comparing it to the libraries listed below
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- VLSI EDA Global Router☆70Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- DATC RDF☆49Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 5 months ago
- UCSD Detailed Router☆82Updated 4 years ago
- ☆26Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- A parallel global router using the Galois framework☆27Updated last year
- Open Source Detailed Placement engine☆35Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 weeks ago
- An analytical VLSI placer☆27Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 10 months ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- GPU-based logic synthesis tool☆78Updated 6 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- ☆40Updated last year
- Database and Tool Framework for EDA☆108Updated 3 years ago
- ☆29Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- ☆17Updated last year