chengengjie / salt
Steiner Shallow-Light Tree for VLSI Routing
☆51Updated 9 months ago
Alternatives and similar repositories for salt:
Users that are interested in salt are comparing it to the libraries listed below
- VLSI EDA Global Router☆72Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆30Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆31Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆40Updated 6 years ago
- ☆43Updated last year
- ☆18Updated 5 months ago
- ☆30Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- ☆24Updated last year