Steiner Shallow-Light Tree for VLSI Routing
☆63Jul 11, 2024Updated 2 years ago
Alternatives and similar repositories for salt
Users that are interested in salt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆149Mar 20, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- CUGR, VLSI Global Routing Tool Developed by CUHK☆153Feb 27, 2023Updated 3 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 7 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 5 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆169Jul 8, 2026Updated last month
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 5 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- GPU-based logic synthesis tool☆109Mar 31, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆199May 19, 2025Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- ☆30Dec 8, 2025Updated 8 months ago
- ☆10Dec 12, 2023Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆1,033Jul 18, 2026Updated 3 weeks ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated last month
- nthu-route 2.11☆14Aug 5, 2019Updated 7 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆15Jun 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 19, 2024Updated 2 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- The Ranking Cost algorithm for multi-path routing of gridworld.(多智能体路径规划，电路规划)☆19Dec 20, 2021Updated 4 years ago
- ☆54Jan 3, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆40Nov 3, 2020Updated 5 years ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆31Mar 9, 2021Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago