Steiner Shallow-Light Tree for VLSI Routing
☆63Jul 11, 2024Updated 2 years ago
Alternatives and similar repositories for salt
Users that are interested in salt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 11 years ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆151Mar 20, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆141Jul 20, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 8 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 8 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 7 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆170Jul 8, 2026Updated 2 months ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 6 years ago
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆198May 19, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- ☆31Dec 8, 2025Updated 9 months ago
- ☆10Dec 12, 2023Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆1,052Jul 18, 2026Updated 2 months ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated 3 months ago
- nthu-route 2.11☆14Aug 5, 2019Updated 7 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆15Jun 25, 2020Updated 6 years ago
- ☆14Jul 19, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- ☆54Jan 3, 2024Updated 2 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- ☆41Nov 3, 2020Updated 5 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆32Mar 9, 2021Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- DATC RDF☆49Jul 31, 2020Updated 6 years ago
- UCSD Detailed Router☆100Jan 5, 2021Updated 5 years ago