chengengjie / saltLinks
Steiner Shallow-Light Tree for VLSI Routing
☆58Updated last year
Alternatives and similar repositories for salt
Users that are interested in salt are comparing it to the libraries listed below
Sorting:
- VLSI EDA Global Router☆77Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- UCSD Detailed Router☆94Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- IDEA project source files☆110Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆34Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- EDA physical synthesis optimization kit☆63Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- A logic synthesis tool☆82Updated 3 months ago
- RePlAce global placement tool☆244Updated 5 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- An analytical VLSI placer☆28Updated 4 years ago
- ☆77Updated 6 months ago
- Database and Tool Framework for EDA☆120Updated 4 years ago
- ☆107Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 11 months ago