An analytical VLSI placer
☆31Nov 22, 2021Updated 4 years ago
Alternatives and similar repositories for Coloquinte_placement
Users that are interested in Coloquinte_placement are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VLSI placement and routing tool☆16Dec 20, 2025Updated 10 months ago
- ☆14Oct 23, 2018Updated 8 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Updated this week
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 8 months ago
- ☆10Dec 11, 2022Updated 3 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 9 months ago
- ☆67Mar 8, 2021Updated 5 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆31Dec 16, 2020Updated 5 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆65Jul 11, 2024Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆33Jun 17, 2024Updated 2 years ago
- Deep learning toolkit-enabled VLSI placement☆1,060Jul 18, 2026Updated 3 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Project Name: Automated Circuit To MAGIC VLSI layout Using Open Source EDA Tools☆13Dec 24, 2020Updated 5 years ago
- GDSII manipulation library☆17Dec 13, 2025Updated 10 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆172Jul 8, 2026Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆35Mar 20, 2020Updated 6 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆721Dec 26, 2025Updated 10 months ago
- Artifact of paper "Exploiting Recent SIMD Architectural Advances for Irregular Applications"☆11Jun 23, 2016Updated 10 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Oct 6, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆32Apr 8, 2023Updated 3 years ago
- A 16-bit RISC-V Inspired ISA☆34Jul 13, 2026Updated 3 months ago
- Currently only a playground for rust, wgpu, openlayers web mapping combo☆19Sep 15, 2026Updated last month
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆519May 17, 2026Updated 5 months ago