Coloquinte / Coloquinte_placement
An analytical VLSI placer
☆28Updated 3 years ago
Alternatives and similar repositories for Coloquinte_placement:
Users that are interested in Coloquinte_placement are comparing it to the libraries listed below
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆43Updated last year
- UCSD Detailed Router☆85Updated 4 years ago
- A parallel global router using the Galois framework☆27Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- DATC RDF☆49Updated 4 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆23Updated 4 years ago
- Power grid analysis☆19Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆131Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- EDA physical synthesis optimization kit☆52Updated last year
- Artificial Netlist Generator☆38Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆44Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆67Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago