cuhk-eda / REST
REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆54Updated 2 years ago
Alternatives and similar repositories for REST:
Users that are interested in REST are comparing it to the libraries listed below
- ☆26Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 4 months ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- ☆59Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆125Updated last year
- ☆40Updated last year
- ☆51Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 4 months ago
- ☆13Updated 8 months ago
- VLSI EDA Global Router☆70Updated 6 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆25Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- GPU-based logic synthesis tool☆78Updated 6 months ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- ☆15Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 4 months ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Artificial Netlist Generator☆35Updated 9 months ago
- ☆29Updated last year
- Global Router Built for ICCAD Contest 2019☆29Updated 4 years ago
- ☆28Updated 3 years ago
- Simple Python interface for ABC☆24Updated last year
- UCSD Detailed Router☆82Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- The release for ICML 2023 paper☆42Updated 6 months ago