REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆60Apr 22, 2022Updated 4 years ago
Alternatives and similar repositories for REST
Users that are interested in REST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GPU-based logic synthesis tool☆102Mar 31, 2026Updated last month
- A Design Rule Checker with GPU Acceleration☆62Sep 15, 2023Updated 2 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- ☆52Jan 3, 2024Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆160Jan 16, 2026Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago
- ☆17Feb 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VLSI EDA Global Router☆83Feb 15, 2026Updated 2 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 3 years ago
- ☆20Jun 17, 2020Updated 5 years ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- Annealing-based PCB placement tool☆43May 26, 2020Updated 5 years ago
- ☆26Dec 8, 2025Updated 4 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆306Nov 23, 2025Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jun 12, 2024Updated last year
- Full-length linear and circular transcript isoform reconstruction and quantification☆11Jun 17, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆981Apr 24, 2026Updated last week
- ☆14Oct 23, 2018Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆62Aug 10, 2020Updated 5 years ago
- ☆18May 23, 2021Updated 4 years ago
- ☆26Aug 11, 2020Updated 5 years ago
- Multicommodity Flow: efficient C++ implementation of a polynomial time approximation algorithm☆25Jan 14, 2016Updated 10 years ago
- Collection of digital hardware modules & projects (benchmarks)☆96Feb 27, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆93Aug 22, 2024Updated last year
- RePlAce global placement tool☆252Aug 13, 2020Updated 5 years ago
- ☆21Sep 15, 2024Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆33Feb 25, 2022Updated 4 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆23Jan 29, 2026Updated 3 months ago