cuhk-eda / RESTLinks
REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆58Updated 3 years ago
Alternatives and similar repositories for REST
Users that are interested in REST are comparing it to the libraries listed below
Sorting:
- ☆66Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆46Updated last month
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆280Updated last month
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- ☆31Updated 2 years ago
- ☆34Updated 5 years ago
- Simple Python interface for ABC☆25Updated 2 years ago
- ☆31Updated 3 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- ☆59Updated 4 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- The release for ICML 2023 paper☆47Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆32Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- RePlAce global placement tool☆241Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- UCSD Detailed Router☆93Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- discrete gate sizing☆14Updated 4 years ago
- ☆47Updated last year
- ☆16Updated last year
- Benchmark Generator for Global Routing☆12Updated 6 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year