cuhk-eda / REST
REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆54Updated 2 years ago
Alternatives and similar repositories for REST:
Users that are interested in REST are comparing it to the libraries listed below
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- ☆29Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆118Updated 3 months ago
- ☆63Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- ☆52Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- ☆30Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆67Updated 7 months ago
- ☆29Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- The release for ICML 2023 paper☆46Updated 9 months ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- ☆44Updated last year
- GPU-based logic synthesis tool☆81Updated 8 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Artificial Netlist Generator☆37Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆63Updated 4 months ago
- ☆15Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year