REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆60Apr 22, 2022Updated 3 years ago
Alternatives and similar repositories for REST
Users that are interested in REST are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- A Design Rule Checker with GPU Acceleration☆61Sep 15, 2023Updated 2 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- ☆51Jan 3, 2024Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- ☆17Feb 24, 2025Updated last year
- VLSI EDA Global Router☆81Feb 15, 2026Updated last month
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Annealing-based PCB placement tool☆43May 26, 2020Updated 5 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆298Nov 23, 2025Updated 4 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Aug 4, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated last year
- Full-length linear and circular transcript isoform reconstruction and quantification☆11Jun 17, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- ☆14Oct 23, 2018Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆54Sep 22, 2025Updated 6 months ago
- ☆18May 23, 2021Updated 4 years ago
- ☆25Aug 11, 2020Updated 5 years ago
- Multicommodity Flow: efficient C++ implementation of a polynomial time approximation algorithm☆24Jan 14, 2016Updated 10 years ago
- GPU-Accelerated Global Router☆29Nov 14, 2024Updated last year
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- ☆21Sep 15, 2024Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Feb 25, 2022Updated 4 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆21Jan 29, 2026Updated last month