cuhk-eda / REST
REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
☆54Updated 2 years ago
Alternatives and similar repositories for REST:
Users that are interested in REST are comparing it to the libraries listed below
- ☆60Updated last year
- ☆26Updated 4 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆113Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- ☆52Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- ☆29Updated last year
- ☆13Updated 9 months ago
- Artificial Netlist Generator☆35Updated 11 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆27Updated 3 months ago
- GPU-based logic synthesis tool☆80Updated 7 months ago
- Timing prediction dataset download and instructions.☆13Updated last year
- ☆28Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 3 months ago
- DATC RDF☆49Updated 4 years ago
- ☆44Updated last year
- UCSD Detailed Router☆84Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Analog Placement Quality Prediction☆20Updated last year
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆25Updated 4 years ago
- ☆15Updated 3 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 5 months ago