cuhk-eda / dr-cuLinks
Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆134Updated 2 years ago
Alternatives and similar repositories for dr-cu
Users that are interested in dr-cu are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆30Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- A parallel global router using the Galois framework☆29Updated last year
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆44Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- RePlAce global placement tool☆233Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆31Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- discrete gate sizing☆14Updated 4 years ago
- ☆56Updated 4 years ago