cuhk-eda / dr-cu
Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆132Updated last year
Alternatives and similar repositories for dr-cu:
Users that are interested in dr-cu are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated last year
- UCSD Detailed Router☆84Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 6 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆112Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆98Updated 11 months ago
- ☆26Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆135Updated 4 months ago
- DATC RDF☆49Updated 4 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆48Updated 7 months ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆43Updated last year
- GPU-based logic synthesis tool☆80Updated 7 months ago
- RePlAce global placement tool☆223Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 5 years ago
- IDEA project source files☆102Updated 3 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- Database and Tool Framework for EDA☆110Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.☆18Updated 3 years ago
- ☆52Updated 3 years ago