cuhk-eda / dr-cuLinks
Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆140Updated 2 years ago
Alternatives and similar repositories for dr-cu
Users that are interested in dr-cu are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆135Updated last year
- UCSD Detailed Router☆94Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- ☆35Updated 5 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- DATC RDF☆50Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆48Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- ☆32Updated 4 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- Database and Tool Framework for EDA☆121Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆61Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆44Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆77Updated 2 weeks ago