cuhk-eda / dr-cu
Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆133Updated 2 years ago
Alternatives and similar repositories for dr-cu:
Users that are interested in dr-cu are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆130Updated 2 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 3 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- ☆29Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆101Updated last year
- DATC RDF☆49Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- A parallel global router using the Galois framework☆27Updated last year
- ☆43Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last month
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆33Updated 5 months ago
- ☆53Updated 4 years ago
- RePlAce global placement tool☆231Updated 4 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- Open Source Detailed Placement engine☆37Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆37Updated last month
- ☆17Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- IDEA project source files☆106Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆80Updated 3 months ago