cuhk-eda / dr-cu
Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆132Updated 2 years ago
Alternatives and similar repositories for dr-cu:
Users that are interested in dr-cu are comparing it to the libraries listed below
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 8 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆116Updated 3 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆150Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆138Updated last month
- ☆29Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 8 months ago
- A parallel global router using the Galois framework☆27Updated last year
- DATC RDF☆49Updated 4 years ago
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- RePlAce global placement tool☆227Updated 4 years ago
- ☆17Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆52Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- IDEA project source files☆104Updated 4 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- ☆20Updated 2 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago