Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
☆142Mar 20, 2023Updated 2 years ago
Alternatives and similar repositories for dr-cu
Users that are interested in dr-cu are comparing it to the libraries listed below
Sorting:
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated 2 weeks ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆36Nov 3, 2020Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- nthu-route 2.11☆13Aug 5, 2019Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆339Jan 13, 2026Updated last month
- ☆50Jan 3, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Apr 22, 2022Updated 3 years ago
- ☆10Apr 8, 2025Updated 10 months ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆97Jun 26, 2019Updated 6 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- An open multiple patterning framework☆83May 17, 2024Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆303Jan 5, 2026Updated 2 months ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago