ywtseng / NTUPlacementLinks
☆14Updated 7 years ago
Alternatives and similar repositories for NTUPlacement
Users that are interested in NTUPlacement are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- ☆10Updated 3 years ago
- ☆60Updated 4 years ago
- ☆48Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- ☆26Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated this week
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆23Updated 2 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Updated 2 years ago
- ☆17Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆31Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆20Updated 11 months ago
- ☆35Updated 5 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last month
- ☆39Updated 4 years ago