☆14Oct 23, 2018Updated 7 years ago
Alternatives and similar repositories for NTUPlacement
Users that are interested in NTUPlacement are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- ☆10Mar 14, 2022Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆167Jan 16, 2026Updated 4 months ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆18Jun 3, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- ☆14Jul 19, 2024Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆62Apr 22, 2022Updated 4 years ago
- Deep learning toolkit-enabled VLSI placement☆1,010Apr 24, 2026Updated last month
- VLSI EDA Global Router☆83Feb 15, 2026Updated 3 months ago
- ☆14May 26, 2022Updated 4 years ago
- RePlAce global placement tool☆254Aug 13, 2020Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆94Aug 22, 2024Updated last year
- Official implementation of paper "BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement".☆31Apr 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- NTHU CS6135 VLSI實體設計自動化☆12Mar 12, 2022Updated 4 years ago
- ☆11Apr 8, 2025Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆70Jan 5, 2026Updated 5 months ago
- Training a deep FCN network in PyTorch to route circuit layouts☆68Dec 7, 2022Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- ICCAD-2021-B☆12Aug 5, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- KiCAD plugin written in Python for programatically placing clusters of components onto a PCB from a layout file.☆10Jun 30, 2021Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 9 months ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆182Updated this week
- 基于语义的中文文本关键词提取算法☆20Mar 24, 2021Updated 5 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- Leetcode题解（C++版），代码 + 详细博客说明 ！☆11May 14, 2017Updated 9 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- testing MLP, DQN, PPO, SAC, policy-gradient by snakeAI☆11May 6, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆34May 29, 2026Updated last week
- ☆29Oct 20, 2019Updated 6 years ago
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- Implementation of the HYPE hypergraph partitioner.☆22Dec 5, 2019Updated 6 years ago
- some scripts for asvspoof2017☆11Dec 27, 2018Updated 7 years ago
- UCSD Detailed Router☆97Jan 5, 2021Updated 5 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago