ywtseng / NTUPlacementLinks
☆13Updated 6 years ago
Alternatives and similar repositories for NTUPlacement
Users that are interested in NTUPlacement are comparing it to the libraries listed below
Sorting:
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆136Updated 2 months ago
- ☆46Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Analog Placement Quality Prediction☆24Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- RePlAce global placement tool☆237Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- ☆57Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- The first version of TritonPart☆28Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆34Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 7 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆32Updated 4 years ago
- ☆17Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- A parallel global router using the Galois framework☆29Updated 2 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆20Updated 7 months ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago