en9inerd / SimAn
Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
☆9Updated 4 months ago
Related projects: ⓘ
- Code for new techniques of VLSI placement☆10Updated 10 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆13Updated 5 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆10Updated 10 years ago
- Open source EDA chip design flow☆42Updated 7 years ago
- Macro placement tool for OpenROAD flow☆21Updated 4 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆9Updated 9 years ago
- ☆10Updated 6 years ago
- demo on simple channel router☆12Updated 5 years ago
- Analyzer and simulator of logic circuit☆14Updated 7 years ago
- An analytical VLSI placer☆25Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- Public resources available for Xilinx MPSOC+ and SDSOC hardware☆16Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 9 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆27Updated 3 years ago
- Library of corner stitching structure☆16Updated 9 years ago
- Verilog PreProcessor.☆10Updated 8 years ago
- libCircuit is a C++ Library for EDA software development☆17Updated 5 years ago
- A relativistic solution to Einstein's equations and a ray tracer for that solution☆13Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆38Updated 8 years ago
- The official repository of the local FPGA Development Kit.☆17Updated 5 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆14Updated 6 years ago
- Magic VLSI Layout Tool☆19Updated 4 years ago
- Supporting Vector Machine Classsfications Using High-Level Synthesis☆7Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆37Updated 3 weeks ago
- An HLS-synthesizable Dynamic Memory Manager for FPGAs☆10Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- ☆15Updated 6 years ago
- VLSI EDA Global Router☆64Updated 6 years ago
- Netlist and Verilog Haskell Package☆18Updated 13 years ago