en9inerd / SimAn

Related projects ⓘ

Alternatives and complementary repositories for SimAn

• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆11Updated 11 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 10 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆21Updated 4 years ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆27Updated 3 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆12Updated 5 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆46Updated 7 years ago
• levibyte / pyqt_genetic_algo
  genetic algorithm usage for routing optimization ( pyqt )
  ☆14Updated 5 years ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆19Updated 5 years ago
• shininglion / rectilinear_spanning_graph
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆9Updated 9 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 4 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆26Updated 2 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆68Updated 6 years ago
• The-OpenROAD-Project / OpenDP
  Open Source Detailed Placement engine
  ☆11Updated 4 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆26Updated this week
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆46Updated 4 months ago
• google / yaricv32
  ☆11Updated 6 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆37Updated 8 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆12Updated 7 years ago
• diamantopoulos / memluv
  An HLS-synthesizable Dynamic Memory Manager for FPGAs
  ☆10Updated 2 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 7 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• gh-code / libCircuit
  libCircuit is a C++ Library for EDA software development
  ☆18Updated 6 years ago
• manasdas17 / netlist_parser.py
  A Python based netlist parser, including Verilog and SPICE
  ☆10Updated 9 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆19Updated 10 years ago
• CTSRD-CHERI / axe
  Consistency checker for memory subsystem traces
  ☆13Updated 8 years ago
• ashleyjr / Verilog
  ☆10Updated 5 years ago