Alternatives and similar repositories for SimAn:

Users that are interested in SimAn are comparing it to the libraries listed below

• shininglion / rectilinear_spanning_graph
  This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree
  ☆9Updated 9 years ago
• EDAAC / EDAAC
  EDA Analytics Central
  ☆15Updated 2 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆12Updated 11 years ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆29Updated 3 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 10 years ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆28Updated 3 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆49Updated 7 months ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆36Updated 5 years ago
• clin99 / awesome-eda
  ☆91Updated 5 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 7 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 6 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 5 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆12Updated 7 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• abhowmick22 / atpg-PODEM
  Automatic Test Pattern Generation using PODEM algorithm
  ☆13Updated 10 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated last year
• The-OpenROAD-Project / PDNSim
  Power grid analysis
  ☆19Updated 4 years ago
• The-OpenROAD-Project / TritonSizer
  UCSD Sizer for leakage/dynamic power recovery, timing recovery
  ☆18Updated 5 years ago
• dokelung / minickt
  Analyzer and simulator of logic circuit
  ☆14Updated 7 years ago
• The-OpenROAD-Project / PcbRouter
  ☆30Updated 4 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆26Updated 6 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 7 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 3 years ago
• The-OpenROAD-Project / SA-PCB
  Annealing-based PCB placement tool
  ☆35Updated 4 years ago