Alternatives and similar repositories for pyqt_genetic_algo:

Users that are interested in pyqt_genetic_algo are comparing it to the libraries listed below

• en9inerd / SimAn
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆10Updated 8 months ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 10 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 7 years ago
• TARTRL / RankingCost
  The Ranking Cost algorithm for multi-path routing of gridworld.(多智能体路径规划，电路规划)
  ☆17Updated 3 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• manasdas17 / netlist_parser.py
  A Python based netlist parser, including Verilog and SPICE
  ☆10Updated 9 years ago
• EDAAC / EDAAC
  EDA Analytics Central
  ☆15Updated 2 years ago
• cgfandia / PathfinderAlgorithm
  Pathfinder routing algorithm practice
  ☆12Updated 7 years ago
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆22Updated 4 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆16Updated 5 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 6 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• aspdac-submission-pcb-layout / PCBBenchmarks
  ☆16Updated 4 years ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆27Updated 3 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• JinwooWang / Deep-Learning-For-Analog-Circuit-Sizing
  Combination of Analog Circuit Sizing and DL.
  ☆18Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• sysu-eda / DeepRL-Scheduling
  A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS
  ☆14Updated 3 years ago
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆12Updated 11 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆12Updated 6 years ago
• jianyicheng / svm_hls_on_zynq
  Supporting Vector Machine Classsfications Using High-Level Synthesis
  ☆7Updated 6 years ago
• FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
  This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
  ☆27Updated 3 years ago
• FPGA-Research / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆15Updated 5 years ago
• The-OpenROAD-Project / PCB-PR-App
  ☆15Updated 4 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• The-OpenROAD-Project-Attic / flute3
  Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements
  ☆25Updated 4 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 4 years ago
• The-OpenROAD-Project / PcbRouter
  ☆28Updated 4 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆19Updated 10 years ago