cuhk-eda / cu-gr-2Links
☆48Updated last year
Alternatives and similar repositories for cu-gr-2
Users that are interested in cu-gr-2 are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- ☆34Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- RePlAce global placement tool☆242Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 5 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆25Updated last year
- ☆38Updated 4 years ago
- ☆13Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- The first version of TritonPart☆29Updated last year
- Artificial Netlist Generator☆44Updated last year
- ☆10Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- GPU-based logic synthesis tool☆97Updated last week
- ☆89Updated 5 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- ☆20Updated 2 years ago
- ☆58Updated 4 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆17Updated this week
- UCSD Detailed Router☆94Updated 4 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆17Updated 4 years ago
- Machine Generated Analog IC Layout☆260Updated last year