cuhk-eda / cu-gr-2

Related projects: ⓘ

• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆125Updated last year
• ABKGroup / TritonRoute-WXL
  ☆24Updated 3 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆65Updated 2 months ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆25Updated 2 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆120Updated last month
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆11Updated 2 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• mgwoo / RePlAce
  ☆10Updated 2 years ago
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆13Updated 6 years ago
• liangrj2014 / ISPD24_contest
  ☆19Updated 5 months ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆14Updated 3 weeks ago
• ABKGroup / PlacementEssentialReadings
  ☆45Updated 3 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• cuhk-eda / GCS-Timer
  ☆11Updated last month
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆64Updated 6 years ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆29Updated 6 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆18Updated 8 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆58Updated 3 weeks ago
• zshi0616 / DeepGate2
  ☆24Updated 9 months ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆107Updated 3 months ago
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆25Updated last year
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆18Updated 3 weeks ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆29Updated 9 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆18Updated last year
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆48Updated 2 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago