cuhk-eda / cu-gr-2Links
☆48Updated 2 years ago
Alternatives and similar repositories for cu-gr-2
Users that are interested in cu-gr-2 are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated 2 weeks ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆35Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 8 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- ☆10Updated 9 months ago
- Artificial Netlist Generator☆46Updated last year
- ☆10Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- ☆20Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 4 months ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆39Updated 4 years ago
- GPU-based logic synthesis tool☆97Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆77Updated 7 months ago
- VLSI EDA Global Router☆79Updated 7 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 3 weeks ago
- ☆91Updated 7 months ago
- ☆15Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- Machine Generated Analog IC Layout☆264Updated last year