cuhk-eda / cu-gr-2Links
☆44Updated last year
Alternatives and similar repositories for cu-gr-2
Users that are interested in cu-gr-2 are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- ☆31Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- ☆14Updated last year
- The first version of TritonPart☆27Updated last year
- RePlAce global placement tool☆236Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- ☆9Updated 3 years ago
- Artificial Netlist Generator☆39Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆32Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- ☆57Updated 4 years ago
- ☆20Updated 6 months ago
- ☆33Updated 4 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆16Updated 3 years ago
- ☆20Updated 2 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆30Updated 3 weeks ago
- ☆22Updated last year