cibyr / lefdefLinks
Library Exchange Format (LEF) and Design Exchange Format (DEF)
☆19Updated 4 years ago
Alternatives and similar repositories for lefdef
Users that are interested in lefdef are comparing it to the libraries listed below
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- ☆71Updated this week
- Intel's Analog Detailed Router☆39Updated 5 years ago
- ☆24Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- Database and Tool Framework for EDA☆116Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Parser for LEF library files☆37Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Updated 2 years ago
- ☆44Updated last year
- Python iterface for Cadence LEF/DEF parser.☆20Updated last year
- Source code for LEF/DEF☆11Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- BAG framework☆40Updated 11 months ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- ☆105Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 6 years ago
- ☆33Updated 5 years ago