cibyr / lefdefLinks
Library Exchange Format (LEF) and Design Exchange Format (DEF)
☆21Updated 5 years ago
Alternatives and similar repositories for lefdef
Users that are interested in lefdef are comparing it to the libraries listed below
Sorting:
- Open Source Detailed Placement engine☆39Updated 5 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆57Updated 3 years ago
- ☆26Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆127Updated 2 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- ☆90Updated last week
- liberty parser (For parsing IC timing lib file)☆65Updated 2 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- EDA physical synthesis optimization kit☆62Updated last year
- Source code for LEF/DEF☆11Updated 7 years ago
- This library is a low level parser for the GDSII file format.☆36Updated 8 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆106Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago
- ☆47Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year