cibyr / lefdef
Library Exchange Format (LEF) and Design Exchange Format (DEF)
☆19Updated 4 years ago
Alternatives and similar repositories for lefdef:
Users that are interested in lefdef are comparing it to the libraries listed below
- A LEF/DEF Utility.☆28Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- ☆23Updated 4 years ago
- ☆67Updated this week
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- UCSD Detailed Router☆85Updated 4 years ago
- ☆14Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆43Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- LAYout with Gridded Objects☆27Updated 4 years ago
- ☆44Updated 5 years ago
- Parser for LEF library files☆35Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- ☆105Updated 5 years ago
- Source code for LEF/DEF☆11Updated 6 years ago
- BAG framework☆40Updated 9 months ago
- Python iterface for Cadence LEF/DEF parser.☆17Updated last year
- An analytical VLSI placer☆28Updated 3 years ago
- BAG framework☆29Updated 4 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆118Updated 2 years ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago