Library Exchange Format (LEF) and Design Exchange Format (DEF)
☆26Aug 13, 2020Updated 5 years ago
Alternatives and similar repositories for lefdef
Users that are interested in lefdef are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 3 months ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆19Oct 8, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- liberty parser (For parsing IC timing lib file)☆68Jul 24, 2023Updated 2 years ago
- Python module for Environment Modules☆17Sep 7, 2017Updated 8 years ago
- ☆17Jul 16, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- Python iterface for Cadence LEF/DEF parser.☆38Oct 31, 2023Updated 2 years ago
- GDS to ASCII Converter☆21Jun 27, 2025Updated 10 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆195May 19, 2025Updated last year
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆132Apr 23, 2023Updated 3 years ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- Implementation of several grid routers in Rust☆13Apr 7, 2026Updated last month
- Demonstration of using Caffe2 inside an Android application.☆10Dec 23, 2018Updated 7 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- This library is a low level parser for the GDSII file format.☆35Jun 25, 2017Updated 8 years ago
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- This project is to list the best books, courses, tutorial, methods on learning certain knowledge☆11Mar 22, 2021Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆33Feb 25, 2022Updated 4 years ago
- 基于vditor实现的vue版本的markdown编辑器☆13Jul 1, 2021Updated 4 years ago
- Public executable files and test cases of ATSim3D [ISEDA24] and ATSim3.5D [ISEDA25]☆12May 17, 2026Updated last week
- Cadence Virtuoso Design Management System☆38Nov 13, 2022Updated 3 years ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆18Feb 22, 2024Updated 2 years ago
- Word-level sequence to sequence RNN for translation☆10Apr 7, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- ☆11Mar 19, 2023Updated 3 years ago
- convert kicad to openEMS☆21Apr 27, 2024Updated 2 years ago
- A Standalone Structural Verilog Parser☆98Mar 31, 2022Updated 4 years ago
- ☆17Aug 21, 2023Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 8 months ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago