recurme / Mixed-Cell-Height_legalizerLinks
☆10Updated 10 months ago
Alternatives and similar repositories for Mixed-Cell-Height_legalizer
Users that are interested in Mixed-Cell-Height_legalizer are comparing it to the libraries listed below
Sorting:
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- ☆30Updated 4 years ago
- ☆44Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆12Updated 11 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆17Updated 8 months ago
- discrete gate sizing☆14Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- The first version of TritonPart☆26Updated last year
- UCSD Detailed Router☆87Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ☆33Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- ☆13Updated 11 months ago
- ☆18Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- ☆24Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago