recurme / Mixed-Cell-Height_legalizerLinks
☆11Updated last year
Alternatives and similar repositories for Mixed-Cell-Height_legalizer
Users that are interested in Mixed-Cell-Height_legalizer are comparing it to the libraries listed below
Sorting:
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆46Updated last year
- ☆31Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆42Updated 6 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- RePlAce global placement tool☆237Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- The first version of TritonPart☆28Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆17Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆154Updated 4 months ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆20Updated 2 years ago
- ☆34Updated 4 years ago
- ☆39Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆24Updated 2 months ago