recurme / Mixed-Cell-Height_legalizerLinks
☆11Updated last year
Alternatives and similar repositories for Mixed-Cell-Height_legalizer
Users that are interested in Mixed-Cell-Height_legalizer are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- ☆47Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- VLSI EDA Global Router☆76Updated 7 years ago
- RePlAce global placement tool☆241Updated 5 years ago
- ☆13Updated last year
- GPU-based logic synthesis tool☆93Updated last week
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- Delay Calculation ToolKit☆32Updated 3 years ago
- UCSD Detailed Router☆93Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated 3 weeks ago
- ☆34Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- ☆17Updated last year
- The first version of TritonPart☆29Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆86Updated 6 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- ☆89Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- ☆35Updated 4 years ago