☆114Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below
Sorting:
- Qflow full end-to-end digital synthesis flow for ASIC designs☆228Oct 26, 2024Updated last year
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Magic VLSI Layout Tool☆621Updated this week
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- XCircuit circuit drawing and schematic capture tool☆141Mar 13, 2026Updated last week
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- OpenSTA engine☆555Updated this week
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- ☆33Aug 23, 2022Updated 3 years ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆286Dec 8, 2025Updated 3 months ago
- BAG framework☆42Jul 24, 2024Updated last year
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago
- ☆57Sep 30, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago