rubund / graywolfLinks
☆113Updated 4 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 7 months ago
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- FuseSoC standard core library☆143Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- ☆54Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆212Updated last week
- Fabric generator and CAD tools.☆187Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆119Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆159Updated 3 weeks ago
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ☆78Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆209Updated this week
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago