☆113Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qflow full end-to-end digital synthesis flow for ASIC designs☆235Oct 26, 2024Updated last year
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Magic VLSI Layout Tool☆673Updated this week
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- ☆33Jul 28, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,250Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- XCircuit circuit drawing and schematic capture tool☆143May 11, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- OpenSTA engine☆595Jul 9, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,091Updated this week
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆21Oct 28, 2024Updated last year
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- RePlAce global placement tool☆255Aug 13, 2020Updated 5 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,867Mar 25, 2026Updated 3 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆260Aug 20, 2024Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- BAG framework☆44Jul 24, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆31Aug 19, 2019Updated 6 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆707Dec 26, 2025Updated 6 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆58Aug 28, 2023Updated 2 years ago
- ☆58Sep 30, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago