☆114Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below
Sorting:
- Qflow full end-to-end digital synthesis flow for ASIC designs☆225Oct 26, 2024Updated last year
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Magic VLSI Layout Tool☆618Feb 20, 2026Updated last week
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- OpenSTA engine☆552Updated this week
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,293Updated this week
- AMC: Asynchronous Memory Compiler☆52Jun 29, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- BAG framework☆41Jul 24, 2024Updated last year
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- XCircuit circuit drawing and schematic capture tool☆140Nov 13, 2025Updated 3 months ago
- Cross platform, open source IC layout editor☆16Oct 26, 2025Updated 4 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆30Aug 19, 2019Updated 6 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- An open multiple patterning framework☆83May 17, 2024Updated last year
- ☆15Oct 24, 2019Updated 6 years ago