rubund / graywolfLinks
☆112Updated 4 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below
Sorting:
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated 11 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- ☆56Updated 2 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- BAG framework☆41Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated this week
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Fabric generator and CAD tools.☆197Updated last week
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago