rubund / graywolf
☆112Updated 4 years ago
Alternatives and similar repositories for graywolf:
Users that are interested in graywolf are comparing it to the libraries listed below
- Qrouter detail router for digital ASIC designs☆57Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆145Updated 10 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆208Updated 6 months ago
- ☆79Updated 2 years ago
- FuseSoC standard core library☆134Updated last month
- A 32-bit Microcontroller featuring a RISC-V core☆151Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆178Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- ☆54Updated last year
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆150Updated 6 months ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Yet Another RISC-V Implementation☆93Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆116Updated 3 weeks ago
- ADMS is a code generator for some of Verilog-A☆100Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆131Updated 4 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆112Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆158Updated last year
- BAG framework☆40Updated 9 months ago
- ☆111Updated last year
- FPGA tool performance profiling☆102Updated last year
- SystemVerilog synthesis tool☆190Updated last month