☆114Feb 2, 2021Updated 5 years ago
Alternatives and similar repositories for graywolf
Users that are interested in graywolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- ☆33Jul 28, 2020Updated 6 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Magic VLSI Layout Tool☆725Updated this week
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆149Oct 15, 2026Updated 2 weeks ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,854Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Qucs-Help documentation☆10Jul 25, 2018Updated 8 years ago
- An open-source static random access memory (SRAM) compiler.☆1,168Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 9 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- XCircuit circuit drawing and schematic capture tool☆146Oct 15, 2026Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆721Dec 26, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆24Aug 11, 2020Updated 6 years ago
- OpenSTA engine☆636Updated this week
- BAG framework☆44Jul 24, 2024Updated 2 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 7 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- Repository and Wiki for Chip Hack events.☆52Jul 30, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RePlAce global placement tool☆255Aug 13, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12Apr 28, 2026Updated 6 months ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 10 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 11 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago