geziangfinn / easyPlaceLinks
Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
☆54Updated last year
Alternatives and similar repositories for easyPlace
Users that are interested in easyPlace are comparing it to the libraries listed below
Sorting:
- ☆48Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆85Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- RePlAce global placement tool☆246Updated 5 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆24Updated this week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- ☆60Updated 4 years ago
- Artificial Netlist Generator☆46Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- ☆39Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- ☆14Updated last year
- ☆26Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆23Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 6 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Machine Generated Analog IC Layout☆263Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆35Updated 5 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆42Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆60Updated 11 months ago
- ☆10Updated 9 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆435Updated 5 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆294Updated 3 weeks ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆75Updated 6 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 2 weeks ago
- ☆10Updated 3 years ago
- Bounded-Skew DME v1.3☆15Updated 7 years ago