geziangfinn / easyPlaceLinks
Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
☆39Updated 7 months ago
Alternatives and similar repositories for easyPlace
Users that are interested in easyPlace are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- Artificial Netlist Generator☆39Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- ☆12Updated 11 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- ☆56Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Timing prediction dataset download and instructions.☆15Updated last year
- ☆9Updated 3 years ago
- The first version of TritonPart☆26Updated last year
- Analog Placement Quality Prediction☆21Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆30Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 9 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆20Updated 4 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- ☆13Updated 11 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- ☆20Updated 2 years ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year