ieee-ceda-datc / RDF-2019Links
DATC RDF
☆50Updated 5 years ago
Alternatives and similar repositories for RDF-2019
Users that are interested in RDF-2019 are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆36Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆60Updated last month
- UCSD Detailed Router☆90Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- IDEA project source files☆108Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Open Source Detailed Placement engine☆39Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A LEF/DEF Utility.☆32Updated 6 years ago
- ☆77Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 3 months ago
- ☆105Updated 5 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆55Updated 8 months ago
- ☆25Updated 4 years ago
- ☆85Updated 2 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Updated 7 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- ☆31Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- ☆34Updated 2 years ago