ieee-ceda-datc / RDF-2019View external linksLinks
DATC RDF
☆49Jul 31, 2020Updated 5 years ago
Alternatives and similar repositories for RDF-2019
Users that are interested in RDF-2019 are comparing it to the libraries listed below
Sorting:
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- ☆15Jan 8, 2022Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- A LEF/DEF Utility.☆33Aug 15, 2019Updated 6 years ago
- ☆19Oct 28, 2024Updated last year
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Dec 8, 2022Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Nov 18, 2024Updated last year
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆16May 24, 2023Updated 2 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆61Mar 8, 2021Updated 4 years ago
- Delay Calculation ToolKit☆32Aug 7, 2022Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 2 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Public repository for Task 6 of OpenROAD project. ML-based PDN synthesis and optimization.☆36Jul 6, 2023Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆18Oct 8, 2021Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago