ieee-ceda-datc / RDF-2019
DATC RDF
☆50Updated 4 years ago
Alternatives and similar repositories for RDF-2019:
Users that are interested in RDF-2019 are comparing it to the libraries listed below
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated this week
- Open Source Detailed Placement engine☆38Updated 5 years ago
- ☆31Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- EDA physical synthesis optimization kit☆53Updated last year
- GPU-based logic synthesis tool☆81Updated 9 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆25Updated 2 years ago
- ☆29Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆46Updated 3 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆40Updated 6 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated last week
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- ☆30Updated 4 years ago
- A logic synthesis tool☆73Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆43Updated last year
- A parallel global router using the Galois framework☆27Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago