ABKGroup / TritonRoute-WXLLinks
☆30Updated 4 years ago
Alternatives and similar repositories for TritonRoute-WXL
Users that are interested in TritonRoute-WXL are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- The first version of TritonPart☆26Updated last year
- Artificial Netlist Generator☆39Updated last year
- ☆13Updated 11 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- UCSD Detailed Router☆87Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆14Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- ☆56Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆9Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆31Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- ☆29Updated last year