NVlabs / Differentiable-Global-RouterLinks
☆18Updated 7 months ago
Alternatives and similar repositories for Differentiable-Global-Router
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- ☆31Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆22Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆14Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- The first version of TritonPart☆27Updated last year
- ☆28Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- A logic synthesis tool☆74Updated last week
- ☆34Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆30Updated 3 weeks ago
- UCSD Detailed Router☆89Updated 4 years ago
- ☆73Updated last month
- ☆23Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- Research paper based on or related to ABC.☆47Updated last week
- ☆50Updated last month
- ☆44Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- EPFL logic synthesis benchmarks☆201Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- ☆10Updated 3 months ago