☆23Nov 25, 2024Updated last year
Alternatives and similar repositories for Differentiable-Global-Router
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
Sorting:
- ☆15Jun 30, 2024Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆62Jun 14, 2025Updated 8 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- ☆14Feb 3, 2025Updated last year
- ☆10Apr 8, 2025Updated 10 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆50Jan 3, 2024Updated 2 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 8 months ago
- ☆18Aug 9, 2025Updated 6 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆81Jun 11, 2025Updated 8 months ago
- ☆20Jan 13, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated 2 months ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 7 months ago
- ☆60Mar 8, 2021Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- ☆36Nov 3, 2020Updated 5 years ago
- RTL-to-Vector-to-GDS☆66Dec 5, 2025Updated 2 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- This is a simple implementation of Saavedra-Barrera's paper SAAVEDRA-BARRERA R H. CPU Performance Evaluation and Execution Time Predictio…☆10Nov 23, 2021Updated 4 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- ☆81Jan 5, 2026Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated 2 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- High Scale Digital Asset Exchange☆10Jul 17, 2020Updated 5 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Dynamic workflow tooling for Odoo☆10Feb 16, 2022Updated 4 years ago
- ☆11Oct 24, 2024Updated last year
- A connector to integrate FreeSWITCH and OpenERP/Odoo☆14May 16, 2016Updated 9 years ago
- Source code and datasets for Circuit Design Completion using GNNs paper☆10Jan 26, 2023Updated 3 years ago
- 🤖 Intelligent AI-powered PCB design automation tool using machine learning for component placement, routing optimization, and signal int…☆30Aug 15, 2025Updated 6 months ago