NVlabs / Differentiable-Global-Router
☆15Updated 3 months ago
Alternatives and similar repositories for Differentiable-Global-Router:
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
- ☆28Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- ☆17Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- ☆20Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- ☆28Updated 3 years ago
- ☆29Updated last year
- The first version of TritonPart☆24Updated last year
- ☆25Updated 10 months ago
- ☆69Updated 2 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆12Updated 2 years ago
- ☆22Updated 8 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated last month
- DATC RDF☆49Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 11 months ago
- ☆31Updated last week
- UCSD Detailed Router☆84Updated 4 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- ☆28Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆50Updated 7 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆14Updated 2 years ago