NVlabs / Differentiable-Global-RouterLinks
☆18Updated 10 months ago
Alternatives and similar repositories for Differentiable-Global-Router
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated last month
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆59Updated 3 months ago
- ☆34Updated 4 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- ☆14Updated last year
- ☆24Updated 3 months ago
- ☆86Updated 3 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 3 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆46Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆77Updated 3 months ago
- The first version of TritonPart☆28Updated last year
- ☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- ☆23Updated 10 months ago
- ☆37Updated last year
- ☆60Updated 2 weeks ago
- ☆91Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 4 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- A logic synthesis tool☆81Updated 2 weeks ago