☆23Nov 25, 2024Updated last year
Alternatives and similar repositories for Differentiable-Global-Router
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆63Jun 14, 2025Updated 9 months ago
- ☆15Jun 30, 2024Updated last year
- ☆14Feb 3, 2025Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- ☆51Jan 3, 2024Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆10Apr 8, 2025Updated 11 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- ☆18Aug 9, 2025Updated 7 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- ☆20Jan 13, 2025Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆82Jun 11, 2025Updated 9 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated 2 months ago
- ☆61Mar 8, 2021Updated 5 years ago
- Parallel Simulated annealing in GPU using CUDA (used for floorplanning problem)☆12Jun 4, 2020Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- LLM Agent for Hardware Description Language☆21Jun 7, 2025Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆20Apr 9, 2025Updated 11 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- E-Graph library☆22Apr 4, 2024Updated last year
- ☆84Jan 5, 2026Updated 2 months ago
- ☆10Jul 11, 2018Updated 7 years ago
- ☆16Feb 27, 2022Updated 4 years ago
- RTL-to-Vector-to-GDS☆68Dec 5, 2025Updated 3 months ago
- ☆12Aug 18, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆188Jun 15, 2025Updated 9 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- ☆15Jan 8, 2022Updated 4 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Dec 27, 2022Updated 3 years ago