NVlabs / Differentiable-Global-RouterLinks
☆20Updated 10 months ago
Alternatives and similar repositories for Differentiable-Global-Router
Users that are interested in Differentiable-Global-Router are comparing it to the libraries listed below
Sorting:
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 4 months ago
- ☆34Updated 4 years ago
- ☆14Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 4 months ago
- GPU-based logic synthesis tool☆91Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆63Updated 4 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆72Updated 4 months ago
- The first version of TritonPart☆29Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆24Updated 4 months ago
- ☆47Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆63Updated last month
- ☆20Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 4 months ago
- ☆88Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- ☆77Updated 4 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- Artificial Netlist Generator☆43Updated last year
- ☆30Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- A logic synthesis tool☆82Updated last month
- ☆39Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆12Updated last year