LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
☆60Aug 10, 2020Updated 5 years ago
Alternatives and similar repositories for FastRoute
Users that are interested in FastRoute are comparing it to the libraries listed below
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- nthu-route 2.11☆13Aug 5, 2019Updated 6 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago
- Power grid analysis☆20Aug 5, 2020Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated 3 weeks ago
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- ☆33Aug 23, 2022Updated 3 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆16Jul 16, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- ☆81Jan 5, 2026Updated last month
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago