The-OpenROAD-Project-Attic / FastRouteLinks
LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
☆59Updated 5 years ago
Alternatives and similar repositories for FastRoute
Users that are interested in FastRoute are comparing it to the libraries listed below
Sorting:
- UCSD Detailed Router☆94Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- Database and Tool Framework for EDA☆122Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Power grid analysis☆20Updated 5 years ago
- Macro placement tool for OpenROAD flow☆24Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆32Updated 3 years ago
- ☆26Updated 4 years ago
- ☆109Updated 6 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IDEA project source files☆111Updated 3 months ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- Annealing-based PCB placement tool☆40Updated 5 years ago
- ☆35Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆61Updated last year