The-OpenROAD-Project-Attic / FastRouteLinks
LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
☆55Updated 4 years ago
Alternatives and similar repositories for FastRoute
Users that are interested in FastRoute are comparing it to the libraries listed below
Sorting:
- UCSD Detailed Router☆87Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- ☆30Updated 4 years ago
- ☆25Updated 2 years ago
- A parallel global router using the Galois framework☆29Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- ☆20Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago