Scripts for Digital Design flow control.
☆17Oct 30, 2025Updated 9 months ago
Alternatives and similar repositories for Digital_Design_Flow
Users that are interested in Digital_Design_Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Grok powered schematic intelligence for your kicad repositories☆25Dec 29, 2025Updated 7 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- This is a Banking Management System built using the concepts of Object Oriented Programming & Data Structures. The following data structu…☆14Feb 25, 2024Updated 2 years ago
- Semantic Type Soundness in Lean 4☆18Jul 28, 2026Updated last week
- ☆16Mar 21, 2016Updated 10 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆16Feb 1, 2025Updated last year
- Localization of a GNSS denied UAV relative to a Moving Local Reference Frame in an Offshore Environment☆14Sep 1, 2025Updated 11 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Understand how TCL scripting automates ASIC synthesis and timing analysis using Yosys & OpenTimer, with CSV/Excel inputs acting as fr…☆19Oct 26, 2025Updated 9 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- Verilog digital signal processing components☆188Oct 30, 2022Updated 3 years ago
- Converts ELF files to HEX files that are suitable for Verilog's readmemh.☆95Jan 26, 2022Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- Simulink Library for Silicon Photonics Systems Simulation☆29Feb 21, 2017Updated 9 years ago
- Mirror of GitLab repository, all issues and pull requests should be created there.☆21Jan 2, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- POA-OBC is a project based on Arduino and its purpose is to give the open source code and schematics on how to build a On Board Computer …☆10Mar 19, 2021Updated 5 years ago
- ☆16Apr 30, 2025Updated last year
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 5 months ago
- Sensor Fusion Projects☆16Nov 23, 2025Updated 8 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated last year
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆32Dec 12, 2021Updated 4 years ago
- rclpy-ekf-localizer 🚀 (Work in Progress) A ROS 2 (Humble) package implementing Extended Kalman Filter (EKF) localization for a custom m…☆15Apr 13, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SRAM Design using OpenSource Applications☆25Jul 16, 2021Updated 5 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- DataCamp certificates☆33May 20, 2025Updated last year
- A Flexible Tool for EM-Radiation-emitting Semiconductor Heterostructure Optimization using Quantum models☆11Nov 3, 2020Updated 5 years ago
- ☆16May 27, 2026Updated 2 months ago
- Official implementation for the paper "Understanding Hyperdimensional Computing for Parallel Single-Pass Learning"☆25Jun 10, 2023Updated 3 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago