andrsmllr / magic_vlsi_examples
Some simple examples for the Magic VLSI physical chip layout tool.
☆29Updated 4 years ago
Alternatives and similar repositories for magic_vlsi_examples:
Users that are interested in magic_vlsi_examples are comparing it to the libraries listed below
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆20Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆40Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 5 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- ☆16Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- ☆45Updated 2 months ago
- ☆38Updated 2 months ago
- ☆43Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc …☆44Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 11 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆34Updated 5 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆36Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- ☆54Updated last year
- Automatic generation of real number models from analog circuits☆39Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last week