Some simple examples for the Magic VLSI physical chip layout tool.
☆30Mar 9, 2021Updated 5 years ago
Alternatives and similar repositories for magic_vlsi_examples
Users that are interested in magic_vlsi_examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- VLSI EDA Global Router☆81Feb 15, 2026Updated last month
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆75Jan 6, 2023Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- Magic VLSI Layout Tool☆627Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- ☆27Sep 3, 2025Updated 6 months ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- This package provides a gnucap based qucsator implementation.☆15Mar 11, 2026Updated 2 weeks ago
- A python sccript to spam a chat on whatsapp!☆23Oct 28, 2020Updated 5 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆14Apr 13, 2025Updated 11 months ago
- Quantum Computing with Silq Programming, published by Packt☆16Jan 30, 2023Updated 3 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆27Jan 18, 2021Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Open Source VLSI Tools☆28Feb 6, 2021Updated 5 years ago
- Schematics, codes, images and other detials on my 8-bit CPU.☆22Oct 7, 2024Updated last year
- A complete computer science study plan to become a software engineer.☆10Jan 24, 2020Updated 6 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆19Dec 21, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆38Jul 11, 2022Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆16Mar 31, 2021Updated 4 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 3 months ago
- ☆57Sep 30, 2023Updated 2 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago