andrsmllr / magic_vlsi_examplesLinks
Some simple examples for the Magic VLSI physical chip layout tool.
☆30Updated 4 years ago
Alternatives and similar repositories for magic_vlsi_examples
Users that are interested in magic_vlsi_examples are comparing it to the libraries listed below
Sorting:
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆41Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆55Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆73Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆37Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆44Updated 5 years ago
- ☆20Updated 3 years ago
- KLayout technology files for Skywater SKY130☆40Updated 2 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Tools for working with circuits as graphs in python☆122Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- ☆42Updated 5 months ago
- ☆31Updated last year
- Introductory course into static timing analysis (STA).☆96Updated last month
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆26Updated 3 weeks ago
- ☆81Updated 2 years ago
- Open Source PHY v2☆29Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆92Updated 11 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago