Some simple examples for the Magic VLSI physical chip layout tool.
☆31Mar 9, 2021Updated 5 years ago
Alternatives and similar repositories for magic_vlsi_examples
Users that are interested in magic_vlsi_examples are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆61Aug 7, 2022Updated 3 years ago
- VLSI EDA Global Router☆84Feb 15, 2026Updated 4 months ago
- ☆12May 31, 2016Updated 10 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆15Jan 2, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 5 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆63Jul 11, 2024Updated last year
- Tcl kernel for Jupyter☆15Dec 9, 2025Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Magic VLSI Layout Tool☆661Jun 26, 2026Updated last week
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆134Apr 23, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆30Sep 3, 2025Updated 10 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- This package provides a gnucap based qucsator implementation.☆16May 13, 2026Updated last month
- A python sccript to spam a chat on whatsapp!☆23Oct 28, 2020Updated 5 years ago
- GitHub Repository for the HW CWE SIG☆17May 27, 2026Updated last month
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 7 years ago
- Open source designs developed with the IHP 130nm BiCMOS Open PDK in the FMD_QNC project. Documentation at https://ihp-open-designlib.read…☆70Jun 5, 2026Updated last month
- ☆14Apr 13, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Quantum Computing with Silq Programming, published by Packt☆16Jan 30, 2023Updated 3 years ago
- A collection of course repositories of IIITDM Kancheepuram students☆27Jan 18, 2021Updated 5 years ago
- Open Source VLSI Tools☆32Feb 6, 2021Updated 5 years ago
- A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.☆21Dec 21, 2018Updated 7 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆705Dec 26, 2025Updated 6 months ago
- ☆57Sep 30, 2023Updated 2 years ago
- ☆39Jul 11, 2022Updated 3 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆21Mar 5, 2023Updated 3 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- An FPGA NES emulator designed by a high level synthesis (HLS)☆16Jun 11, 2017Updated 9 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆19Aug 27, 2020Updated 5 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Jun 13, 2021Updated 5 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆431Updated this week