andrsmllr / magic_vlsi_examplesView external linksLinks
Some simple examples for the Magic VLSI physical chip layout tool.
☆30Mar 9, 2021Updated 4 years ago
Alternatives and similar repositories for magic_vlsi_examples
Users that are interested in magic_vlsi_examples are comparing it to the libraries listed below
Sorting:
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- VLSI EDA Global Router☆80Jan 22, 2018Updated 8 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆72Jan 6, 2023Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆52Jun 29, 2020Updated 5 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- Tcl kernel for Jupyter☆15Dec 9, 2025Updated 2 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- genetic algorithm usage for routing optimization ( pyqt )☆15Mar 24, 2019Updated 6 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last week
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆12May 31, 2016Updated 9 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- ☆21Mar 5, 2023Updated 2 years ago
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆16Nov 19, 2021Updated 4 years ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- ☆18Dec 15, 2022Updated 3 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆62Jul 11, 2024Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆64Aug 25, 2025Updated 5 months ago
- ☆26Sep 3, 2025Updated 5 months ago
- Magic VLSI Layout Tool☆613Feb 7, 2026Updated last week
- C++ library for interoperability between C++ and TCL☆59May 2, 2025Updated 9 months ago
- Library Exchange Format (LEF) and Design Exchange Format (DEF)☆24Aug 13, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- ☆56Sep 30, 2023Updated 2 years ago
- liberty parser (For parsing IC timing lib file)☆67Jul 24, 2023Updated 2 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Custom kernel with activated all Exynos 7580 Octa cores for Samsung Galaxy A3 (2016)☆11Jun 27, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 6 years ago