asyncvlsi / SPRoute
A parallel global router using the Galois framework
☆27Updated last year
Alternatives and similar repositories for SPRoute
Users that are interested in SPRoute are comparing it to the libraries listed below
Sorting:
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- DATC RDF☆50Updated 4 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆134Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- UCSD Detailed Router☆85Updated 4 years ago
- ☆31Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- The first version of TritonPart☆26Updated last year
- ☆43Updated last year
- ☆30Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆141Updated 2 weeks ago
- ☆18Updated 5 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆23Updated 4 years ago
- A LEF/DEF Utility.☆28Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆39Updated 2 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆47Updated 4 months ago
- ☆25Updated 2 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated 2 weeks ago