The-OpenROAD-Project / TritonRoute
UCSD Detailed Router
☆79Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for TritonRoute
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆121Updated last year
- DATC RDF☆48Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- ☆25Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated 4 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- A parallel global router using the Galois framework☆25Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- Open Source Detailed Placement engine☆34Updated 4 years ago
- ☆50Updated 3 weeks ago
- IDEA project source files☆98Updated last week
- GPU-based logic synthesis tool☆68Updated 4 months ago
- ☆17Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆89Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- EDA physical synthesis optimization kit☆50Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆36Updated last month
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- An analytical VLSI placer☆26Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆55Updated 5 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago