Alternatives and similar repositories for TritonRoute:

Users that are interested in TritonRoute are comparing it to the libraries listed below

• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆54Updated 4 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆128Updated 2 years ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆132Updated 2 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 5 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆30Updated 5 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆118Updated 3 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆151Updated 2 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆81Updated 8 months ago
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆27Updated last year
• ABKGroup / TritonRoute-WXL
  ☆29Updated 4 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆100Updated last year
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆27Updated 5 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 3 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆104Updated 4 months ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆123Updated 8 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆47Updated 2 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆36Updated 5 years ago
• IntelLabs / FloorSet
  ☆70Updated 3 months ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆51Updated 8 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 9 months ago
• ABKGroup / RosettaStone
  ☆24Updated 2 years ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆112Updated 4 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆30Updated 2 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆30Updated 3 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• Ravenslofty / librecell
  ☆20Updated 3 years ago