The-OpenROAD-Project / TritonRouteLinks
UCSD Detailed Router
☆94Updated 5 years ago
Alternatives and similar repositories for TritonRoute
Users that are interested in TritonRoute are comparing it to the libraries listed below
Sorting:
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆141Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆136Updated last year
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆108Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- VLSI EDA Global Router☆79Updated 7 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- ☆108Updated 6 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- ☆77Updated last week
- RePlAce global placement tool☆246Updated 5 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- ☆35Updated 5 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆167Updated 8 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- Database and Tool Framework for EDA☆122Updated 4 years ago
- ☆26Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 8 months ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆149Updated 6 months ago
- GPU-based logic synthesis tool☆97Updated last month
- A Standalone Structural Verilog Parser☆99Updated 3 years ago