The-OpenROAD-Project / TritonRoute
UCSD Detailed Router
☆85Updated 4 years ago
Alternatives and similar repositories for TritonRoute:
Users that are interested in TritonRoute are comparing it to the libraries listed below
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆157Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆140Updated last week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IDEA project source files☆106Updated 5 months ago
- VLSI EDA Global Router☆72Updated 7 years ago
- ☆30Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- A parallel global router using the Galois framework☆27Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆25Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆81Updated this week
- Database and Tool Framework for EDA☆112Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- ☆105Updated 5 years ago
- ☆67Updated this week
- EDA physical synthesis optimization kit☆53Updated last year
- A LEF/DEF Utility.☆28Updated 5 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆38Updated 2 months ago