The-OpenROAD-Project / TritonRouteLinks
UCSD Detailed Router
☆90Updated 4 years ago
Alternatives and similar repositories for TritonRoute
Users that are interested in TritonRoute are comparing it to the libraries listed below
Sorting:
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- EDA physical synthesis optimization kit☆60Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- IDEA project source files☆108Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Database and Tool Framework for EDA☆118Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆74Updated 2 months ago
- ☆105Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Open Source Detailed Placement engine☆38Updated 5 years ago
- RePlAce global placement tool☆237Updated 5 years ago
- ☆31Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- A LEF/DEF Utility.☆31Updated 6 years ago
- Macro placement tool for OpenROAD flow☆23Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- ☆25Updated 4 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago