UCSD Detailed Router
☆96Jan 5, 2021Updated 5 years ago
Alternatives and similar repositories for TritonRoute
Users that are interested in TritonRoute are comparing it to the libraries listed below
Sorting:
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ☆36Nov 3, 2020Updated 5 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Open Source Detailed Placement engine☆12Feb 19, 2020Updated 6 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- A parallel global router using the Galois framework☆31Jul 5, 2023Updated 2 years ago
- Annealing-based PCB placement tool☆40May 26, 2020Updated 5 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- ☆16Jul 16, 2020Updated 5 years ago
- nthu-route 2.11☆13Aug 5, 2019Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆192May 19, 2025Updated 9 months ago
- ☆18Jun 17, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- ☆24Dec 16, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- OpenSTA engine☆552Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆129Feb 3, 2026Updated 3 weeks ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated 2 weeks ago